



MC14411

BIT RATE GENERATOR

The MC14411 bit rate generator is constructed with complementary MOS enhancement mode devices. It utilizes a frequency divider network to provide a wide range of output frequencies.

A crystal controlled oscillator is the clock source for the network. A two-bit address is provided to select one of four multiple output clock rates.


Applications include a selectable frequency source for equipment in the data communications market, such as teleprinters, printers, CRT terminals, and microprocessor systems.

- Single 5.0 Vdc ($\pm 5\%$) Power Supply
- Internal Oscillator Crystal Controlled for Stability (1.8432 MHz)
- Sixteen Different Output Clock Rates
- 50% Output Duty Cycle
- Programmable Time Bases for One of Four Multiple Output Rates
- Buffered Outputs Compatible with Low Power TTL
- Noise Immunity = 45% of V_{DD} Typical
- Diode Protection on All Inputs
- External Clock May be Applied to Pin 12


McMOS

(LOW-POWER COMPLEMENTARY MOS)

BIT RATE GENERATOR



PIN ASSIGNMENT




V_{DD} Pin 24
 V_{SS} Pin 12

MAXIMUM RATINGS (Voltages referenced to V_{SS} , Pin 12.)

Rating	Symbol	Value	Unit
DC Supply Voltage Range	V_{DD}	5.25 to -0.5	Vdc
Input Voltage, All Inputs	V_{in}	$V_{DD} + 0.5$ to $V_{SS} - 0.5$	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range	T_A	-40 to +85	$^{\circ}C$
Storage Temperature Range	T_{stg}	-65 to +150	$^{\circ}C$

BLOCK DIAGRAM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} - (V_{in} \text{ or } V_{out}) - V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V _{DD} Vdc	-40°C		25°C			+85°C		Unit	
			Min	Max	Min	Typ	Max	Min	Max		
Supply Voltage	V _{DD}		4.75	5.25	4.75	5.0	5.25	4.75	5.25	Vdc	
Output Voltage	V _{out}	"0" Level	5.0	—	0.01	—	0	0.01	—	0.05	Vdc
		"1" Level	5.0	4.99	—	4.99	5.0	—	4.95	—	Vdc
Noise Immunity (ΔV _{out} = 1.5 Vdc)	V _{NL}	5.0	1.5	—	1.5	2.25	—	1.4	—	Vdc	
	V _{NH}	5.0	1.4	—	1.5	2.25	—	1.5	—	Vdc	
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OL} = 0.4 Vdc) Sink	I _{OH}	5.0	-0.23	—	-0.20	-1.7	—	0.16	—	mAdc	
	I _{OL}	5.0	0.23	—	0.20	0.78	—	0.16	—	mAdc	
Input Current	I _{in}	—	—	—	—	10	—	—	—	μAdc	
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	—	—	—	pF	
Quiescent Dissipation	P _Q	5.0	—	2.5	—	0.015	2.5	—	15	mW	
Power Dissipation**† (Dynamic plus Quiescent) (C _L = 15 pF)	P _D	5.0	(P _D = (7.5 mW/MHz) f + P _Q)							mW	
Output Rise Time** t _r = (3.0 ns/pF) C _L + 25 ns	t _r	5.0	—	—	—	70	200	—	—	ns	
Output Fall Time** t _f = (1.5 ns/pF) C _L + 47 ns	t _f	5.0	—	—	—	70	200	—	—	ns	
Maximum Input Clock Frequency	f _{max}	5.0	—	—	—	1.8432	—	1.85	—	MHz	

† For dissipation at different external load capacitance (C_L) refer to corresponding formula:

$$P_T(C_L) = P_D + 2.6 \times 10^{-3} (C_L - 15 \text{ pF}) V_{DD}^2 f$$

where: P_T, P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.

**The formula given is for the typical characteristics only.

TABLE 1 – OUTPUT CLOCK RATES

Rate Select		Rate
B	A	
0	0	X1
0	1	X8
1	0	X16
1	1	X64

Output Number	Output Rates (Hz)			
	X64	X16	X8	X1
F1	614.4 k	153.6 k	76.8 k	9600
F2	460.8 k	115.2 k	57.6 k	7200
F3	307.2 k	76.8 k	38.4 k	4800
F4	230.4 k	57.6 k	28.8 k	3600
F5	153.6 k	38.4 k	19.2 k	2400
F6	115.2 k	28.8 k	14.4 k	1800
F7	76.8 k	19.2 k	9600	1200
F8	38.4 k	9600	4800	600
F9	19.2 k	4800	2400	300
F10	12.8 k	3200	1600	200
F11	9600	2400	1200	150
F12	8613.2	2153.3	1076.6	134.5
F13	7035.5	1758.8	879.4	109.9
F14	4800	1200	600	75
F15	921.6 k	921.6 k	921.6 k	921.6 k
F16*	1.843M	1.843M	1.843M	1.843M

* F16 is buffered oscillator output.



FIGURE 1 – DYNAMIC SIGNAL WAVEFORMS





FIGURE 2 – TYPICAL CRYSTAL OSCILLATOR CIRCUIT



Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



APPLICATIONS INFORMATION

Typical applications of the Bit Rate Generator (BRG) include providing standard clock frequencies for data communications equipment, and external synchronization of a BRG output to a data source. The synchronization is accomplished by releasing the $\overline{\text{Reset}}$ input of the BRG during a data transition of the data source.

A typical data communication system is shown in Figure 3. In this example a standard frequency from the BRG is used for the clock input to the terminal transmitter and receiver (MC2257, MC2259). In a similar system the BRG, via Rate Select inputs, can provide up to 64 standard data communications frequencies for a multiple frequency system. Some examples of equipment frequency requirements are shown in Table 2.

FIGURE 3 – TYPICAL DATA COMMUNICATION TERMINAL BLOCK DIAGRAM




TABLE 2 – TYPICAL DATA COMMUNICATION EQUIPMENT BIT RATE FREQUENCIES

Frequency (Hz)	Use
75	Asynchronous Mode Teleprinters Printers, typewriters CRT Terminals etc.
110	
134.49	
150	
200	
300	Asynchronous Mode (high speed) Printers CRT Terminals (i.e., Credit Card Verification, Personal Bank Checks, etc.)
600	
1200	Synchronous Mode Such as Communication from Computer to Computer or Computer to Peripheral
2400	
3600	
4800	
7200	
9600	

