, 1	+5V	1
2	+15V	
3 4	XRDY	X
4	VIØ	$\frac{1}{X}$
5	VII	Y
5	VIZ	X X X X X X X X
7	V13	$\frac{1}{\nabla}$
8	V13	Y
9	V15	+ A
10	VI6	+ ÷
11	V16 V17	
12	VII	├
12 13 14	 	
13		
15		
15 16		ļ
$\frac{16}{17}$		
		1
18	STAT DISABLE	X
19	CIC DISABLE	X X X X X X X X
20 21	UNPROTECT	X
21	SS	X
22	ADDR DSBL	X
23	DO DSBL	X
24	Ø2	X
25	Ø l	X
22 23 24 25 26 27 28 29 30 31 32 33	Ø2 Ø1 PHLDA	X
27	PWAIT	
28	PINTE	
29	A5	
30	A4	
31	A4 A3	
32	A 15	
33	A12	
134	A 9	
35	DO I	X
36	DOØ	X X
37	A10	
38	DO4	X
39	DO5	X X X X X
10	DO6	Х
41	DI2	X
42	DI3	X
43	DI7	X
44	SMI	<u> </u>
45	SOUT	
46	SINP	
47	SMEMR	
48	SHLTA	
1 9	CLOCK (2MHz)	
50	GND	
	GND	
PIN	MNEMONIC	TERM

51	+5V	A	
52	-15V	В	
53	SSW DSB	C	
54	EXT CLR	D	X
55		E	
56		F	
57		H	
58	· · · · · · · · · · · · · · · · · · ·	J	
59		K	
60		L	
61		M	
62		N	
63		P	
64		R	
65		S	
66		T	
67	PHANTOM	S T U	
68	MWRITE	V	X
	PS	1	├
<u>69</u>		W	1
70	PROTECT	X	X
$\frac{70}{71}$	RUN	Y	X
172	PRDY	Z	X
$\frac{73}{74}$	PINT	a	X
74	PHOLD	b	X
75	PRESET	С	X
76	PSYNC	d	X
77	PWR	e	X
78	PDBIN	1	X
10		1	^
79	ΑØ	h	ļ
80	Al	j	
81	A 2	k	
82	A6	1	
83	A7	m	
84	A 8	n	
85	A13	Р	
86	A14	r	
87	All	S	1
88	DO2	t	X
89	DO3	u .	X
90	DO7	·	X
		V	Ŷ
$\frac{91}{22}$	DI4	W	}
92	DI5	X	X
93	DI6	У	X
94	DII	Z	X
95	DIØ	AA	X
96	SINTA	AB	
97	ŚWO	AC	
98	SSTACK	AD	
99	POC	AĒ	
100		AF	
	MNEMONIC	L	TERM
PIN	MINEMONIC	ALTER.	TERM
		PIN	1
		DESIG.	1

Figure 3A

Pin#	Mnemonic	Enabled State	Description
1	+8 Volts	NA	Unregulated +8 Volts DC. This voltage should not be
2	+16 Volts	NA	less than +8 or greater than +11 volts. Unregulated +16 Volts DC.
			This voltage should not be less than +16 or greater than +20 Volts.
3	XRDY	Low	Causes CPU to enter WAIT state when enabled.
4	VIO	Low	Vectored Interrupt priority 0
5	VII	Low	
6	V11	Low	Vectored Interrupt priority 1
7	V12 V13	Low	Vectored Interrupt priority 2
8		Low	Vectored Interrupt priority 3
9	<u>V14</u>		Vectored Interrupt priority 4
	VI5	Low	Vectored Interrupt priority 5
10	<u>V16</u>	Low	Vectored Interrupt priority 6
11	VI7	Low	Vectored Interrupt priority 7
12		NA	Not used
13		NA	Not used
14		NA	Not used
15		NA	Not used
16		NA	Not used
17		NA	Not used
18	STAT DISABLE	Low	The eight status line buffers
			on the CPU board enter the
			high impedance state when
			enabled.
19	C/C DISABLE	Low	The six command/control
			line buffers on the CPU board
			enter the high impedance
			state when enabled.
20	UNPROTECT	High	Combined with address in an
			AND gate on a memory board
			which causes the PROTECT
			flip-flop to be cleared.
21	SS	High	Indicates the CPU is single
		J	stepping.
22	ADDR DSBL	Low	The 16 address line buffers
			on the CPU board enter the
			high impedance state when
			enabled.
23	DO DSBL	Low	The eight data-out lines on
			the CPU board enter the high
			impedance state when enabled.
24	Ø 2	High	Buffered TTL CPU phase 2
			clock.
25	Ø 1	High	Buffered TTL CPU phase 1
		****	clock.
2.6	PHLDA	High	CPU board "Hold Acknowledge"
2.0	I IIIII	***5**	to HOLD-H input.
27	PWAIT	High	CPU output showing a WAIT
	- 11 4 7 4 4		state is occuring.
		Figure 3B.	

Pin#	Mnemonic	Enabled State	Description
28	PINTE	High	CPU output showing that
29	A5	High	Interrupts are enabled. Address Bit 5
30	A4	High	Address Bit 4
31	A3	High	Address Bit 3
32	A15	High	Address Bit 15
33	A12	High	Address Bit 12
34	A 9	High	Address Bit 9
35	DO1	High	CPU Data Out Bit 1
36	DO1	High High	CPU Data Out Bit 0
37	A10	High	Address Bit 10
38	DO4	High	CPU Data Out Bit 4
39	DO5	High	CPU Data Out Bit 5
40	DO6	High	CPU Data Out Bit 6
41	D12	High	Data In Bit 2 to CPU
42	D13	High	Data In Bit 3 to CPU
43	D17	High	Data In Bit 7 to CPU
44	SM1	High	CPU output indicating it is
11	5141.1	***5**	performing Fetch Instruction.
45	SOUT	High	CPU output showing it is in an
13	5001	****	output cycle.
46	SINP	High	CPU output showing it is in an
10	01111	****	input cycle.
47	SMEMR	High	CPU status signal indicating
			the current cycle is a Memory
			Read cycle.
48	SHLTA	High	CPU status signal indicating
			the CPU is halted.
49	CLOCK(2MH	z) Low	A buftered 2 MHz clock for
		,	general use.
50	GND	NA	Ground (common)
51	+8 Volts	NA	(Same as pin 1)
52	-16 Volts	NA	Unregulated-16 Volts DC.
			This voltage should not be
			greater than -16 or less than
			-20 Volts.
53	SSW DSB	Low	Sense Switch Disable disables
			CPU board data input buffers
			so that CPU can read sense
			switches.
54	EXT CLR	Low	Front panel generated I/O
			clear signal.
55		NA	Not used
56		NA	Not used
57		NA	Not used
58		NA	Not used
59		NA	Not used
60		NA	Not used
61		NA	Not used
62		NA	Not used
63		NA	Not used
64		NA	Not used
65		NA	Not used
66	111141100011	NA	1100 4304
67	PHANTOM	NA	Used for Memory Bank Selection
	rigu	re 3B (continue	(or for SOL Systems)

Pin #	Mnemonic	Enabled State	Description
68	MWRITE	High	CPU output showing Data Out Bus data is to be written into the memory selected by
69	PS	Low	the address lines. Shows Protect Status of
70	PROTECT	High	selected memory. Combined with address in an AND gate on a memory board which causes the PROTECT flip-flop to be set.
71	RUN	High	Front panel indication that CPU run instruction has been
72	PRDY	Low	input. Causes the CPU to enter the WAIT state when enabled.
73	PINT	Low	If interrupts have been en- abled causes the CPU to enter
74	PHOLD	Low	the Interrupt Acknowledge condition at the conclusion of the current instruction. CPU input which causes a HOLD status to occur. DMA transfer request signal is PHOLD.
75	PRESET	Low	CPU board system reset
76	PSYNC	High	signal. CPU output showing the start of a new machine cycle. This
77	PWR	Low	signal is used on the CPU board to enable the loading of the System Status Latch. Indication that data on the Data Out Bus is to be written either to a memory or an I/O device.
78	PDBIN	Low	Indication to the selected memory or I/O device that the CPU expects data on the
79 80 81 82 83 84 85 86 87 88 89 90 91 92 93	A0 A1 A2 A6 A7 A8 A13 A14 A11 DO2 DO3 DO7 DI4 DI5 DI6	High High High High High High High High	Data In Bus. Address Bit 0 Address Bit 1 Address Bit 2 Address Bit 6 Address Bit 7 Address Bit 8 Address Bit 13 Address Bit 14 Address Bit 11 CPU Data Out Bit 2 CPU Data Out Bit 3 CPU Data Out Bit 7 Data In Bit 4 to CPU Data In Bit 5 to CPU
	Figu	are 3B (continued)	

S-100 (WAMECO) BUS DESCRIPTION (Cont.)

Pin #	Mnemonic	Enabled State	Description
94	DII	High	Data In Bit 1 to CPU
95	DIO	High	Data In Bit 0 to CPU
96	SINTA	High	CPU Interrupt Acknowledge
			Signal
97	SWO	Low	CPU output indicating the
			current cycle involves
			writing to a memory or
			I/O device.
98	SSTACK	High	CPU output indicating the
			address bus contains the
			stack address and the current
			cycle will have a stack
			operation.
99	POC	Low	Power On Clear reset signal
100	GND	NA	Ground (common)

- I-2. Using a strong light and a magnifying glass, very carefully check all leads on the top of the board (this is the side marked "MEM-1"). If any slivers are found, carefully cut and scrape them with an Xacto knife. The underside of the board will be checked after assembly.
 - I-3. Place all the 14 and 16 pin sockets in their positions on the top side of the board.

CAUTION

DO NOT PUT A SOCKET IN THE POSITION OF THE SEVEN POSITION DIP SWITCH (T1-T7). THIS SWITCH MUST NOT BE SOCKETED. THE SWITCH WILL NOT STAY IN A SOCKET WHEN THE BOARD IS IN USE.

I-4. After positioning all sockets in place, put a book or other flat stiff object on top of the sockets. Hold the book tight against the board and turn them over so that the underside of the board is up. Press down on the board and solder one pin on each end of each socket. This will ensure the sockets are flat against the board. When tacking all sockets is completed, finish soldering all the other pins of the sockets.

NOTE

DO NOT PUT IC'S IN SOCKETS AT THIS TIME. THEY WILL BE INSTALLED LATER.

- I-5. Bend the leads on R1-R7, R9, R10 (2.7K Ω RED, VIOLET, RED) and place in board. Check parts placement drawing (figure 4) for correct locations. Bend the leads on the resistors on the underside of the board to retain them in place until they are soldered. Turn the board over and solder all the resistors. Clip the leads of the resistors flush with the underside of the board with the diagonal pliers.
- I-6. Bend the leads of R8 (1.0K Ω BROWN, BLACK, RED) and place in board. Check parts placement drawing (figure 4) for correct location. Bend the leads of the resistor to retain it in place until it is soldered. Turn the board over and solder the resistor in place. Clip the leads flush with the underside of the board with the diagonal pliers.

CAUTION

CHECK DISC CAPACITORS FOR PROPER VALUE BEFORE INSERTING IN BOARD. ENSURE .01 μ F AND .1 μ F DISC CAPACITORS ARE NOT INTERCHANGED.





Figure 4. MEM-1 PARTS PLACEMENT DIAGRAM

- I-7. Put the leads of C7-C25 (.01 μ f) disc capacitors in the board. Check parts placement drawing (figure 4) for correct locations. Bend the leads of the capacitors to retain them in place until they are soldered in place. Turn the board over and rest each end on books. The disc capacitors are higher than the sockets and will bend if the board is not supported. Solder all the capacitors in place. Clip the leads flush with the underside of the board with the diagonal pliers.
- I-8. Put the leads of C2-C6 (. $l\mu f$) disc capacitors in the board. Check parts location drawing (figure 4) for proper locations. Bend the leads of the capacitors to retain them in place until they are soldered. Turn the board over and rest it on books as before. Solder all the . $l\mu f$ capacitors. Clip the leads flush with the underside of the board with the diagonal pliers.
- I-9. Place Cl (15 μ f tantalum electrolytic) in place. Ensure that the polarity of Cl is correct. Check parts placement drawing (figure 4) for correct placement and polarity. Bend the leads of the capacitor to retain it in place until it is soldered. Turn the board over and rest it on books as before. Solder the capacitor in place. Clip the leads flush with the underside of the board with the diagonal pliers.
- I-10. Put the seven position dip switch in place. Ensure that the switch is installed so that the off position is toward the gold fingers of the board. Bend the two pins on each end of the switch to retain it in place until it is soldered. Turn the board over and rest it on books as before. Solder the seven position dip switch in place.

I-11. Before installing the 7805 five volt regulators, it is recommended that they be tested for proper voltage regulation.



Attach the power supply and multimeter leads to the 7805 as shown in figure 6. Place the multimeter in a DC range that will allow 10 volts to be displayed. The 7805 needs a 2.0 volt minimum difference between the input voltage and the regulated output voltage. If the power supply has a voltmeter, observe the input voltage during the test. If the power supply does not have a voltmeter, switch the + meter lead between the output lead and the input lead of the 7805. The input and regulated voltages can then be

and the input lead of the 7805. The input and regulated voltages can then be observed.

- I-12. Slowly increase the input voltage and observe the output voltage. When the input voltage is between 7.0 and 7.5 volts, the regulated output of a properly operating 7805 should be between 4.8 and 5.2 volts. Replace any 7805 that does not meet these limits.
- I-13. When the 7805's have been tested as outlined in I-12, place the 7805's on the board so that the mounting hole on the 7805 lines up with the corresponding hole on the MEM-1. Note where the leads on the 7805's pass over the connection holes on the MEM-1. Bend the leads on the 7805's so that the leads can be inserted into the proper holes. Mount the 7805's on the board using a #6 nut and 5/8" 6-30 screw. Insert a heatsink between the board and the 7805. Solder the leads of the 7805's in place.
- I-14. Remove the nuts and screws from the 7805's. Bend the 7805's upward and remove the heatsinks. Place a moderate amount of silicone thermal heat grease on the underside of the 7805's and the underside of the heatsinks with a Q tip cotton swab. Coat all of the area mentioned with an even coating of the heat grease. Reinstall the heatsinks, nuts, and screw. Ensure the nuts are tight.
- I-15. This board can be configured for either of two systems. For systems with a front panel, jumper 1 to 2 (lower left side of board), leave 3 to 4 unjumpered. For systems without a front panel, jumper 3 to 4 (left of U74), leave 1 to 2 unjumpered.
- I-16. Clean off the flux on the underside of the board with flux cleaner.

II. Inspection and Testing

II-1. Use a bright light and magnifying glass to inspect all the traces on the underside of the board. If any slivers are found, cut and scrape them with an Xacto knife. Use the solder wick and soldering iron to remove any solder bridges found. Cover the solder bridge with flux and place a clean flux and then place a clean piece of solder wick on top of the bridge. Place the soldering iron on top of the solder wick and hold until solder is seen flowing up into the solder wick. Remove the iron and wick. Check to see if the bridge has been completely removed. If not, repeat the process until the bridge has been removed. Clean the flux off the board with flux cleaner.

NOTE

AT THIS TIME NO IC'S HAVE BEEN INSTALLED ON THE BOARD. DO NOT INSTALL IC'S ON THE BOARD UNTIL CALLED FOR IN THE CHECKOUT PROCEDURE.

II-2. Place all switches of the seven position dip switch in the OFF position. Place the multimeter in the R x l scale. Place one probe on the gold finger for pin l. Place the other probe on all the other fingers sequentially to check for shorts. Repeat this procedure for each pin. There should be only two sets of pins that are shorted; l to 5l and 50 to 100. If any other pair of pins are shorted, use a strong light and magnifying glass to locate the solder bridge or sliver causing the short. When the short has been located, correct it as outlined in II-1.

WARNING

DO NOT INSTALL OR REMOVE ANY BOARD IN COMPUTER WITH POWER ON. DAMAGE TO BOARDS AND COMPUTER MAY RESULT.

II-3. Ensure computer is OFF. Plug the MEM-1 into the mother - board. Check that MEM-1 is correctly plugged in and the board is fully seated in the connector. Turn computer power ON and check outputs of all four regulators on MEM-1. If any regulator does not have an output voltage of 4.8 to 5.2 volts, turn computer power OFF and replace defective regulator. Repeat II-3 until all regulator voltages are good. If voltages are good, turn computer power OFF and remove MEM-1 from mother board.

H-4. Install all IC's on MEM-1. Check parts placement drawing (see Figure 4) for proper location and correct polarity of IC's.



ENSURE ALL IC'S ARE INSTALLED CORRECTLY. INCORRECT POLARIZATION OF IC WILL RESULT IN DAMAGE TO IC AND CAUSE SUBSEQUENT TROUBLES TO APPEAR ON BOARD.

III. CHECKOUT AND TROUBLESHOOTING

III-1. Set the seven position dip switch settings as follows:

T1 ON

NOTE

FOR COMPUTER SYSTEMS WITHOUT FRONT PANEL CONTROLLERS TI SHOULD BE IN OFF POSITION.

- T2 Set according to Figure 7
- T3 Setaccording to Figure 7
- T4 OFF
- T5 OFF
- T6 OFF
- T7 Don't care (not used)

III-2. Reinstall the board in the computer. Ensure the board is plugged in correctly and is fully seated in the connector.

ADDRESS SELECTION

Address Range (Hex)		Dip Switch Setti			
			Т4	T5	Т6
8K	0000-1FFF		ON	ON	ON
16K	2000-3FFF		ON	OFF	ON
24萬	4000-5FFF		OFF	ON	ON
32K	6000-7FFF		OFF	OFF	ON
40K	8000-9FFF		ON	ON	OFF
48K	A000-BFFF		ON	OFF	OFF
56K	C000-DFFF		OFF	ON	OFF
64K	E000-FFFF		OFF	OFF	OFF

WAIT STATES

Ram Access Time	Dip Switch Setting	Wait Cycles
	T2 T3	
Less than 550ns	ON ON	None
550ns to 1050ns	OFF ON	1
1050ns to 1550ns	OFF OFF	2

MEMORY PROTECT

Protect	Dip Switch Setting
	Tl
Protect Enable	ON
Unprotect	OFF

For computer systems without front panel controllers, Tl should be in the OFF position.

PHANTOM

Phantom	Dip	Switch Setting
ON (SOL _{TM} systems) OFF (ALTAIR _{TM} , IMSAI _{TM} , e		T7 ON
OLL (ADIATKUM, TINDALUM, ϵ	etc.)	OFF

MWRITE

MWRITE Generation	Jumper Shorted	Jumper Open
Systems with front panels	1 to 2	3 to 4
Systems without a front panel	3 to 4	1 to 2

Incorrect operation of board will result if both 1 to 2 and 3 to 4 are jumpered at the same time.

a an

13

III-3. Ensure that no other memory board in the system is addressed to the first 8K of memory. The MEM-1 settings on T4-T6 have addressed this board for memory locations 0000-1FFF (see figure 7).

III-4. Turn computer power ON.

NOTE

THE NEXT SIX STEPS ARE FOR SYSTEMS HAVING A FRONT PANEL CONTROLLER. IF THE SYSTEM IS NOT SO EQUIPPED, MAKE THE NECESSARY INPUTS AS DICTATED BY YOUR PARTICULAR CONFIGURATION.

- III-5. Press RESET. The computer adress should indicate location 0000.
- III-6. Press PROTECT. The PROTECT light should illuminate.
- III-7. Set address switches to location 0000. Press EXAMINE, the PROTECT light should remain illuminated.
- III-8. Press UNPROTECT. The PROTECT light should extinquish.
- III-9. Press EXAMINE. The PROTECT should remain extinquished.
- III-10. Deposit data into various memory locations and verify that the data deposited is correct. Ensure that PROTECT is not enabled (LIT).
- III-11. For a memory diagnostic test that will check the address portion of MEM-1 and will detect stuck bit failures in the memory section of the board, load the program shown in Figure 8 into your computer.
- III-12. The diagnostic program has the following data at locations 42 and 43:

42=B5 43=20

- III-13. When the program is entered in the computer, doublecheck entries to ensure the program is correct.
- III-14. Press RESET, then RUN. Read locations 44-47. If there were no failures, all four addresses will read \emptyset \emptyset .
- III-15. The program writes, then reads the information immediately to see if the data was correctly written.
- III-16. After the first complete run during which all locations have been written into and verified, the program will then read all locations again during a second run. The entire test takes less than 1 second to run. The test stops at the first error located. The test will have to be rerun after each problem has been cleared until a successful test is run.

- III-17. If any address for 44 through 47 was not \emptyset \emptyset , 44 and 45H will contain the failing address.
- III-18. Address location 46 will contain the failing bit number. This is a direct reading, it is not in binary, octal, or hexidecimal.

Example:

Address 44 reads \emptyset \emptyset 45 reads 1B
46 reads data bit 3
Bit 3 of address 1B \emptyset \emptyset has failed.

- III-19. Select the failing address and exercise the failing bit (s) to verify the failure.
- III-20. If the memory board has malfunctioned, check the following:
 - A. Recheck the settings on T1-T6 to ensure they are set per step III-1.
 - B. Address Problems
 - 1) Check U69, U70 (7400) for address bits A0 through A9.
 - 2) Check U75 (7442) for address bits Al0 through Al2.
 - 3) Check U68 (DM8131 for address bits A13 through A15.
 - C. Data Problems (a particular bit is always failing)
 - 1) Check U70, U72 (7400) for data failing to enter memory.
 - 2) Check output buffers U71, U73 (DM8098) for failure of data to be placed on the data bus.
 - D. Protect Problems
 - 1) Check U65 (7400), U66 (74LS74) for failure of the memory to be PROTECTED/UNPROTECTED.
 - 2) Check data output buffer U71 (DM8098) always or never lights DATA OUT light on the front panel.
 - E. If data cannot be written into memory, check the protect circuitry chips (III-20.D) and U65 (7400).
 - F. If there is a failure in the wait cycles, check U67 (74LS74) and U74 (74LS02).
 - G. If all the memory support circuitry is functional, the failures are memory chip malfunctions U1-U64 (2102AL-4). A memory map is given in figure 9. The memory is divided into eight 1K word (byte) pages. Page 0 is the left column (when component side of board is facing you with gold fingers toward you). Page 7 is on the far right side of the board. Bit 0 is at the top of the board (fartherest away from gold fingers). Bit 7 is at the bottom.

```
SAME BOARD TESTER
                THIS PROGRAM WILL TEST OUT THE ADDRESSING OF THE RAM PAGE
                    LHLD STOPA
0000 2A4200 MMTST:
                                 ; GET COUNTER TO DE
                    XCHG
0003 EB
                    LHLD STRTA
                                 ; START ADDRESS-1.
0004 2A4000
                                 ; INCREMENT ADDR
           MEMIA: INX H
0007 23
                                 ; LO BYTE TO ACC
                   MOV A, L
0008 7D
                    ADD H
                                 ; ADD ADDR OFFSET
0009 84
                                 : SAVE DATA
                    MOV M, A
000A 77
                                 ; READ DATA
                   MOV A, M
000B 7E
                                 ; SUBTRACT OFFSET
                   SUB H
000C 94
                                 ; COMPARE TO LO BYTE
                   CMP L
000D BD
                                 ; BAD LOC. - ERROR PASS I
                   JNZ MEMIC
000E C23000
                                 ; DONE WITH PASS I?
                   DCR E
0011 1D
                                 ; NO. DO NEXT ADDR
0012 C20700
                   JNZ MEMIA
                                 ; MAYBE!
                   DCR D
0015 15
                   JNZ MEMIA
                                 ; NO, DO NEXT ADDR
0016 C20700
                                 ; YES, DONE WITH PASS II
                   LHLD STOPA
0019 2A4200
                   XCHG
001C EB
                    LHLD STRTA
001D 2A4000
0020 23
           MEM1B: INX H
                                 ; READ DATA
                   MOV A, M
0021 7E
                                 ; SUBTRACT OFFSET
0022 94
                    SUB H
                   CMP L
                                 ; COMPARE LO BYTE TO ACC
0023 BD
                   JNZ MEMID
                                 ; BAD LOC. - ERROR PASS II
0024 C23800
                                 ; DONE WITH PASS U?
                   DCR E
0027 1D
                                 ; NO, DO NEXT ADDR
0028 C22000
                   JNZ MEM1B
                   DCR D
                                 ; MAYBE!
002B 15
                                 ; NO, DO NEXT ADDR
                   JNZ MEM1B
002C C22000
                                 ; YES, DONE, GOOD STUFF
002F 76
                   HLT
                                 ; FOR A MONITOR SYSTEM INSERT A
                                 ; RESTART STATEMENT FOR THE HLT
0030 224400
           MEMIC: SHLD ERRA
                                 ; SAVE ADDR. PASS I ERROR
0033 6F
                    MOV L, A
0034 224600
                    SHLD ERRD
                                 : SAVE ERRONEOUS DATA
0037 76
                    HLT
                                 ; PASS I ERROR HLT LOC
                                 ; FOR A MONITOR SYSTEM INSERT A
                                 ; RESTART STATEMENT FOR THE HLT
0038 224400
           MEMID: SHLD ERRA
                                 ; SAVE ADDR. PASS II ERROR
                    MOV L, A
003B 6F
                                 ; SAVE ERRONEOUS DATA
003C 224600
                    SHLD ERRD
003F 76
                   HLT
                                 ; PASS II ERROR HLT LOCATION
                                 ; FOR A MONITOR SYSTEM INSERT A
                                 ; RESTART STATEMENT FOR THE HLT
           STRTA: DW 48H
                                 ; START ADDR -1
0040 4800
                                 ; MEMORY COUNTER=1FFF-START ADDR+ 100H
           STOPA: DW 20B5H
0044 0000
           ERRA: DW 0
                                 ; ERROR - ADDRESS
```

Figure 8A. DIAGNOSTIC PROGRAM LISTING

; ERROR - DATA


0000

0046 0000

ERRD:

DW 0

END



DIAGNOSTIC PROGRAM FLOWCHART Figure 8B.




Figure 9. MEMORY MAP OF MEM-1

IV. GENERAL

- IV-1. This WAMECO product is guaranteed for a period of ninety (90) days from date of purchase from your dealer against defects in manufacturing. Upon receipt of the defective board by WAMECO INCORPORATED, pre-paid freight or mailing, the defective board will be cheerfully replaced. The guaranty is limited to replacement of the board with an equivalent board even though the board may be defective through negligence in manufacturing or through other fault.
- IV-2. For reference, front and rear photos of the MEM-1 board before parts installation are furnished (see Figures 11A, B).
- IV-3. A detailed schematic of MEM-1 is shown in figure 10.




Figure 10. SCHEMATIC OF MEM-1





Figure 11A. COMPONENT SIDE OF MEM-1

						1	
 	 	- .		 .	 * ***		



23

				*
		·		
	•			
. .				