

Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS

SECTION ZI

Microprocessor Architecture	ZI-1
Z-80 CPU Architecture	ZI-2
Z-80 CPU Pin-Out	ZI-5
Comparing The Z-80, 8080 and 6800 Microprocessors	ZI-7
Z-80 CPU Timing	ZI-10

<u>RF SH</u>	Output, active low. <u>RF SH</u> indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memory.
<u>HALT</u>	Output, active low. <u>HALT</u> software instruction and is waiting for a non-maskable or maskable interrupt to resume operation.
<u>WAIT</u>	Input, active low. <u>WAIT</u> indicates to the CPU that the current addressed memory or I/O devices are not ready for data transfer.
<u>INT</u>	Input, active low. The interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal interrupt enable FF (IFF) is enabled.
<u>NMI</u>	Input, negative edge triggered. The non-maskable interrupt line has a higher priority than <u>INT</u> and is always recognized at the end of the current instruction.
<u>RESET</u>	Input, active low. <u>RESET</u> forces the program counter to zero and initializes the CPU.
<u>BUSREQ</u>	Input, active low. The bus request signal is used to request the CPU address bus, data bus and tri-state output signals to go to a high impedance state so that other devices can control these buses.
<u>BUSAK</u>	Output, active low. Bus acknowledge is used to indicate signals have been set to their high impedance state.

Single phase TTL clock.

signals have been set to their high impedance state. to the requesting device that the buses and control output, active low. Bus acknowledge is used to indicate


**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**


COMPARING THE Z-80, 8080 AND 6800 MICROPROCESSORS

The 8080 and the 6800 are two of the most popular microprocessors on the market today. Incorporated in the Z-80 architecture and instruction set are some of the best features of both of these popular machines. We will make a brief comparison of these processors at this point.


Minimum Systems

One method of comparing microprocessors is by the amount of hardware required for a minimum system.





Minimum 6800



Minimum 8080

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

ZI-8

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

Comparison of Z-80, 8080 and 6800 CPU Chips

A. Similarities

1. 8 and 16 bit addressing capabilities
2. Stack addressing
3. 65K of directly addressable memory space
4. Interrupt capabilities
5. Tristate address and data bus buffering
6. A 40 pin CPU chip
7. N-channel MOS technology

B. Differences

	<u>Z-80</u>	<u>8080</u>	<u>6800</u>
No. of Instructions	158	78	72
8 bit registers	14	7	2
16 bit registers	8	5	2
Index registers	2	0	1
Address Modes	10	7	8
I/O addresses	256	256	*
Flag Bits	6	5	6
Voltage requirements	+5V	+5V, -5V, +12V	+5V
Non Maskable Interrupt	Yes	No	Yes
TTL compatible inputs	Yes	No	No
Asynchronous inputs	Yes	No	No
3 state control lines	Yes	No	Yes
Clock phases	One	Two	Two
Static operation	Yes	No	No
Dynamic memory refresh	Yes	No	No

C. Instruction Capabilities


8080

The 8080 has a simple instruction set. Lack of relative and index addressing capabilities, however, limits its flexibility to some degree. The 8080 is most efficiently programmed by making extensive use of stack save operations in conjunction with subroutine operations. A variety of conditional Call and Return instructions are available for this purpose.

6800

The 6800 instruction set is characterized by extensive use of read/write memory, both for programmable register operations and for I/O. The 6800 uses memory mapped I/O exclusively. The 6800 has one of the largest varieties of Branch on condition instructions. For relatively simple programs the 6800

BASIC CPU TIMING



Each basic operation takes three to six clock periods, although any operation can be lengthened with wait states. Basic operations are referred to as an M (machine) cycle. Clock periods are called T states. A basic CPU timing example is illustrated.

Memory Read or Write
I/O Device Read or Write
Interrupt Acknowledge

All instructions consist of a sequence of the following basic operations:

Z-80 CPU TIMING


The Z-80 has all of the capabilities of 8080. In addition, it has both program relative addressing, extremely useful for conditional branch operations, and index addressing. Index addressing is used in the Z-80, has two advantages, it simplifies instructions as used in the Z-80, has two address registers, the working register, which would often have to be used as memory pointers available for data operations.

Instructions make the work easier, and in memory reference times block move and search routines, and in memory reference times block move and search routines, which would often have to be used as memory pointers available for data operations. It should be noted that the 8080 limits relative direct addressing available in the Z-80, limit its usefulness to a degree. It ever, the lack of directly addressable registers, such as those referenced instructions. For the more complex programs, however, the lack of directly addressable registers, such as those is extremely effective because of the large variety of memory references.


Z-80

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

The diagrams which follow illustrate the timing of basic CPU operations.




INSTRUCTION OP CODE FETCH




MEMORY READ OR WRITE CYCLES


NON MASKABLE INTERRUPT REQUEST OPERATION




INTERRUPT REQUEST/ACKNOWLEDGE CYCLE



**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**



MEMORY READ OR WRITE CYCLES WITH WAIT STATES




INPUT OR OUTPUT CYCLES

Courtesy Zilog Corp.


Courtesy Zilog Corp.

14

HALT EXIT



BUS REQUEST/ACKNOWLEDGE CYCLE



Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS

SECTION ZPI

Introduction To Programming	ZPI-1
Z-80 Addressing Modes	ZPI-2
The Z-80 Instruction Set	ZPI-5

C

C

C

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

INTRODUCTION TO PROGRAMMING

Levels of Programming

As we will illustrate, the instruction set for a particular microprocessor is a list of mnemonic statements. Each mnemonic identifies one of the instructions in the set. Associated with each instruction mnemonic are one or more bytes of data (binary words) which are the actual "machine language" instructions. These binary coded instructions are decoded by the CPU which initiates the necessary commands and timing signals to execute the instructions. Machine language is the only form of instruction to which the machine can respond. No matter what level of language is used by the programmer, it must ultimately be converted to machine language.

Machine Language Programming

A programmer may enter his program into the machine in the form of ones and zeros of the machine code. Generally this is a slow tedious process.

Hand Assembly


A program can be written in the instruction mnemonics. Each instruction would then be coded in the octal or hexadecimal equivalent of the machine code and be entered into the machine via a key board. The coding procedure is known as hand assembly.

Assembly Language Programming

A more efficient form of programming is Assembly language programming. In this form of programming an assembler, either resident in the machine or available as a cross-assembler, takes over the task of machine language coding and assignment of the memory locations. In the field of dedicate microcontrollers assembly language programming is the most efficient method to use.

Programming in Higher Order Languages

Higher languages such as Basic, PLM, Algol, Fortran IV, Cobol and APL are conversational languages, as such, they are simple to use. The programmer must have a thorough knowledge of the syntax of the language, but he need not have any knowledge of the architecture of the machine to be used.



In these modes of addressing the byte of data, or two bytes of data immediately following the opcode in program memory are operated upon by the instruction.


Z-80 instructions operate on data in register, in external memory, space and auxiliary memory space (I/O space). Depending on the type of instruction, different modes of addressing are used. This section summarizes the addressing modes used in the Z-80.

Addressing Modes

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**


Relative Addressing

Relative addressing is a mode used in jump or branch instructions. One byte of data following the opcode specifies a displacement (e) which is added to the current contents of the program counter. The displacement has a range between +127 and -128.



Extended Addressing

Extended addressing is required for program jumps to any location in memory space, or to load or store data in any location in memory space. The actual source or destination is specified in the instruction as a two byte address (nn).



Bit Addressing

Bit Addressing implies that the Opcode of a Bit Set, Reset or Test operation will operate on a single bit (specified by the Opcode) at an address location. The method of addressing may be register, register indirect, or indexed.

This mode of addressing uses a register pair (such as the HL) as a pointer to any location in memory. In the register indirect mode the register pair used as a pointer is indicated by parentheses. For example the symbol (HL) indicates that the contents of the register pair are to be used as a pointer to a memory location.

Byte Addressing implies that the Opcode of a Bit Set, Reset or Test operation will operate on a byte (specified by the Opcode) at an address location. The method of addressing may be register, register indirect, or indexed.

Register Indirect


Register Indirect addressing involves instructions where the Opcode automatically supplies one or more CPU registers as containing the operands. The accumulator is the implied destination in the instructions.

Implicit addressing involves instructions where the Opcode specifies certain selected bits that specify which CPU register to be used in the execution of an instruction such as a register to register data move. These are one byte instructions.

Implicit Addressing

Many Z-80 OpCodes contain selected bits that specify which register to be used in the execution of this instruction.

Register Addressing



In this type of instruction the byte of data following the second byte of the opcode is added to the current contents of a specified index register (IX or IY) to form a memory space. Contents of the index register is not altered by execution of this instruction.

Indexed Addressing

ZPI-5

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

THE Z-80 INSTRUCTION SET - (MAPPED)

8-BIT LOAD OPERATIONS

Source

8 BIT 'LD'		IMPLIED		REGISTER						REG INDIRECT			INDEXED		EXT. ADDR.	IMME.	
		I	R	A	B	C	D	E	H	L	(HL)	(BC)	(DE)	(IX+d)	(IY+d)	(mm)	n
REGISTER	A	ED 57	ED 5F	7F	78	79	7A	7B	7C	7D	7E	7A	1A	DD 46 d	FD 47 d	3A	3E n
	B			47	40	41	42	43	44	45	46			DD 46 d	FD 46 d		06 n
	C			4F	48	49	4A	4B	4C	4D	4E			DD 45 d	FD 4E d		06 n
	D			57	50	51	52	53	54	55	56			DD 56 d	FD 56 d		16 n
	E			5F	58	59	5A	5B	5C	5D	5E			DD 5E d	FD 5E d		1E n
	H			67	60	61	62	63	64	65	66			DD 66 d	FD 66 d		26 n
	L			6F	68	69	6A	6B	6C	6D	6E			DD 66 d	FD 66 d		26 n
REG INDIRECT	(HL)			77	70	71	72	73	74	75							3E n
	(BC)			62													
	(DE)			12													
INDEXED	(IX+d)			DD 77 d	DD 70 d	DD 71 d	DD 72 d	DD 73 d	DD 74 d	DD 75 d						DD 36 n	
	(IY+d)			FD 77 d	FD 70 d	FD 71 d	FD 72 d	FD 73 d	FD 74 d	FD 75 d						FD 36 n	
EXT. ADDR	(mm)			32 n													
IMPLIED	I			ED 47													
	R			ED 4F													

Courtesy Zilog Corp.

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

16-BIT LOAD OPERATIONS

REGISTER										16-BIT		'LD'		REGISTER									
REG, ADDR.		REG, INDIR.		REG, INDIR.		REG, ADDR.		REG, ADDR.		REG, INDIR.		REG, INDIR.		REG, ADDR.		REG, ADDR.		REG, INDIR.		REG, INDIR.		REG, ADDR.	
SP	BP	DP	GP	SP	BP	DP	GP	SP	BP	DP	GP	SP	BP	DP	GP	SP	BP	DP	GP	SP	BP	DP	GP
HL	DE	HL	DE	HL	DE	HL	DE	HL	DE	HL	DE	HL	DE	HL	DE	HL	DE	HL	DE	HL	DE	HL	DE
IX	SI	IX	SI	IX	SI	IX	SI	IX	SI	IX	SI	IX	SI	IX	SI	IX	SI	IX	SI	IX	SI	IX	SI
IY	SI	IY	SI	IY	SI	IY	SI	IY	SI	IY	SI	IY	SI	IY	SI	IY	SI	IY	SI	IY	SI	IY	SI
DI	EI	DI	EI	DI	EI	DI	EI	DI	EI	DI	EI	DI	EI	DI	EI	DI	EI	DI	EI	DI	EI	DI	EI
SI	EI	SI	EI	SI	EI	SI	EI	SI	EI	SI	EI	SI	EI	SI	EI	SI	EI	SI	EI	SI	EI	SI	EI
DE	EI	DE	EI	DE	EI	DE	EI	DE	EI	DE	EI	DE	EI	DE	EI	DE	EI	DE	EI	DE	EI	DE	EI
BC	EI	BC	EI	BC	EI	BC	EI	BC	EI	BC	EI	BC	EI	BC	EI	BC	EI	BC	EI	BC	EI	BC	EI
AF	EI	AF	EI	AF	EI	AF	EI	AF	EI	AF	EI	AF	EI	AF	EI	AF	EI	AF	EI	AF	EI	AF	EI
REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.	REG, ADDR.	REG, INDIR.

Courtesy Zilog Corp.

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

8-BIT ARITHMETIC AND LOGIC OPERATIONS

8 BIT ARITH AND LOGIC	REGISTER ADDRESSING								REG. INDIR.	(IX+d)	(IY+d)	IMMED.
	A	B	C	D	E	H	L	(HL)				
'ADD'	87	80	81	82	83	84	85	86	DD 88 d	FD 88 d	C8 n	
ADD w CARRY 'ADC'	8F	88	89	8A	8B	8C	8D	8E	DD 8E d	FD 8E d	CE n	
SUBTRACT 'SUB'	97	90	91	92	93	94	95	96	DD 98 d	FD 98 d	D6 n	
SUB w CARRY 'SBC'	9F	98	99	9A	9B	9C	9D	9E	DD 9E d	FD 9E d	DE n	
'AND'	A7	A0	A1	A2	A3	A4	A5	A6	DD A6 d	FD A6 d	E8 n	
'XOR'	AF	A8	A9	AA	AB	AC	AD	AE	DD AE d	FD AE d	EE n	
'OR'	B7	B0	B1	B2	B3	B4	B5	B6	DD B8 d	FD B8 d	F8 n	
COMPARE 'CP'	BF	B8	B9	BA	BB	BC	BD	BE	DD BE d	FD BE d	FE n	
INCREMENT 'INC'	3C	04	0C	14	1C	24	2C	34	DD 34 d	FD 34 d		
DECREMENT 'DEC'	3D	05	0D	15	1D	25	2D	35	DD 35 d	FD 35 d		

16-BIT ARITHMETIC OPERATIONS

16 BIT ARITHMETIC		BC	DE	HL	SP	IX	IY
'ADD'	HL	00	10	20	30		
	IX	DD 09	DD 19		DD 39	DD 29	
	IY	FD 09	FD 19		FD 39		FD 29
ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	ED 5A	ED 6A	ED 7A		
SUB WITH CARRY AND SET FLAGS 'SBC'	HL	ED 42	ED 52	ED 62	ED 72		
INCREMENT 'INC'		03	13	23	33	DD 23	FD 23
DECREMENT 'DEC'		08	18	28	38	DD 28	FD 28

GENERAL PURPOSE AF	
Decimal Adjust Acc, 'DAA'	27
Complement Acc, 'CPL'	2F
Negate Acc, 'NEG' (2's complement)	ED 44
Complement Carry Flag, 'CCF'	3F
Set Carry Flag, 'SCF'	37

Courtesy Zilog Corp.

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

BLOCK TRANSFERS AND SEARCHES

BLOCK TRANSFER (HL)		REG, INDIR.		REG, INDIR.		REG, INDIR.		REG, INDIR.		REG, INDIR.		REG, INDIR.		REG, INDIR.	
HL points to source	Reg BC is D/A counter	HL points to destination	Reg DE is D/A counter	HL	HL points to source	Reg BC is D/A counter	HL	HL points to destination	Reg DE is D/A counter	HL	HL points to source	Reg BC is D/A counter	HL	HL points to destination	Reg DE is D/A counter
to be compared with accumulator	SC is byte counter	to be compared with accumulator	SC is byte counter	(HL)	to be compared with accumulator	SC is byte counter	(HL)	to be compared with accumulator	SC is byte counter	(HL)	to be compared with accumulator	SC is byte counter	(HL)	to be compared with accumulator	SC is byte counter
ED A0	LDI - Load (DE) → (HL)	ED A1	CPL	ED A2	INC HL & DE, Dec BC	ED A3	LDI - Load (DE) → (HL)	ED A4	CPL	ED A5	INC HL & DE, Dec BC	ED A6	LDI - Load (DE) → (HL)	ED A7	INC HL & DE, Dec BC, Repar unit BC = 0
ED A8	DEC HL & DE, Dec BC	ED A9	REP	ED A10	INC HL & DE, Dec BC, Repar unit BC = 0	ED A11	DEC HL & DE, Dec BC	ED A12	REP	ED A13	INC HL & DE, Dec BC, Repar unit BC = 0	ED A14	DEC HL & DE, Dec BC	ED A15	REP
ED A16	DEC HL & DE, Dec BC, Repar unit BC = 0 or final match	ED A17	REP	ED A18	INC HL & DE, Dec BC, Repar unit BC = 0	ED A19	DEC HL & DE, Dec BC	ED A20	REP	ED A21	INC HL & DE, Dec BC, Repar unit BC = 0	ED A22	DEC HL & DE, Dec BC	ED A23	REP
ED A24	DEC HL & DE, Dec BC, Repar unit BC = 0 or final match	ED A25	REP	ED A26	INC HL & DE, Dec BC, Repar unit BC = 0	ED A27	DEC HL & DE, Dec BC	ED A28	REP	ED A29	INC HL & DE, Dec BC, Repar unit BC = 0	ED A30	DEC HL & DE, Dec BC	ED A31	REP

Jumps, Calls and Returns

JUMP, CALL and RETURN															
HL	CDR	CARW	NON CARRY	ZERO	PARTY	ODD	EVEN	SIEN	NEG	SIIN	POS	NEG	SIIN	POS	NEG
JMP JR	IMMD	EXT.	nn	CD	DA	DB	DC	EC	EA	EB	EC	FD	FE	FF	FF
JMP JR	RELATIVE	PC+	18	-2	38	-2	30	-2	28	-2	20	-2	18	-2	10
JMP JR	CALL	NNED	EXT.	nn	CD	DA	DB	DC	EC	EA	EB	EC	FD	FE	FF
JMP JR	DECREMENT B	JMP IE NON ZERO	RELATIVE PC+	nn	CD	DA	DB	DC	EC	EA	EB	EC	FD	FE	FF
RETURN	REGISTER (SP)	INDIR.	SP+1	CD	DA	DB	DC	EC	EA	EB	EC	FD	FE	FF	FF
RETURN FROM	INT RETR	INDIR.	SP+1	CD	DA	DB	DC	EC	EA	EB	EC	FD	FE	FF	FF
NON MASKABLE	INT RETN	REG	SP+1	CD	DA	DB	DC	EC	EA	EB	EC	FD	FE	FF	FF
RETURN FROM	INT RETR	INDIR.	SP+1	CD	DA	DB	DC	EC	EA	EB	EC	FD	FE	FF	FF

Courtesy Zilog Corp.


Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

ZPI-9

ROTATE AND SHIFT OPERATIONS

ROTATES AND SHIFTS											
	A	S	C	D	E	H	L	(HL)	(IX + d)	(IY + d)	
'RLC'	0	80	00	00	00	00	00	00	00	00	
'RRC'	00	00	00	00	00	00	00	00	00	00	
'RL'	00	00	00	00	00	00	00	00	00	00	
'RR'	00	00	00	00	00	00	00	00	00	00	
'SLA'	CB	00	00	00	00	00	00	00	00	00	
'SRA'	CB	27	00	00	00	00	00	00	00	00	
'SHL'	CB	00	00	00	00	00	00	00	00	00	
'SHR'	CB	00	00	00	00	00	00	00	00	00	
'MLD'											
'MDR'											

	A
RLCA	07
RRCA	0F
RLA	17
RRA	1F



EXCHANGE AND RESTART OPERATIONS

'EX' 'EXX'	IMPLIED ADDRESSING				
	AF	BC, DE & HL	HL	IX	IY
IMPLIED	AF	08			
	BC, DE & HL		D9		
	DE			EB	
REG. INDIR.	(SP)			E3	DD E3
				FD	E3

CALL ADDRESS	RESTART	OP CODE	9
	0008 _H	CF	
	0010 _H	D7	
	0018 _H	DF	
	0020 _H	E7	
	0028 _H	EF	
	0030 _H	F7	
	0038 _H	FF	

Courtesy Zilog Corp.

INPUT/OUTPUT OPERATIONS AND CPU CONTROL

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

CPU CONTROL	
HALT	78
NOF	00
DISABLE INT (DI)	F3
ENABLE INT (EI)	F9
SET INT MODE 0	ED 46
SET INT MODE 1	ED 56
SET INT MODE 2	ED 5E
TINR - INPUT 2	ED A2
TINR - INPUT 3	ED B2
TINR - INPUT 4	ED AA
TINR - INPUT 5	ED BA

INPUT IN	
REG ADDRESSES IN 6	
A	ED 40
B	ED 48
C	ED 50
D	ED 58
E	ED 68
F	ED 78
G	ED 88
H	ED 98
I	ED AA
J	ED BB
K	ED CB
L	ED DB
M	ED EB
N	ED FB
O	ED GB
P	ED AB
Q	ED BB
R	ED CB
S	ED DB
T	ED EB
U	ED FB

OUTPUT	
PORT ADDRESS	REGISTER
A	ED 40
B	ED 48
C	ED 50
D	ED 58
E	ED 68
H	ED 98
L	ED DB
(HL)	ED EB
IMMEDIATE	D3
REG.	(n)
IND.	DS
REG.	(C)
IND.	(C)
REG.	(C)
IND.	(C)
REG.	(C)
OUT	
OUT - OUTPUT, INC HL	ED 6B, REPEAT IF B=0
OUT - OUTPUT, DEC HL	ED 8B, REPEAT IF B=0
OUT - OUTPUT, INC HL	ED 6D, REPEAT IF B=0
OUT - OUTPUT, DEC HL	ED 8D, REPEAT IF B=0
INH HL, DEC B	ED 6A
INH HL, DEC B	ED 8A
REG.	ED 69
IND.	ED 69
REG.	ED 69
IND.	ED 69
REG.	ED 69
IND.	ED 69
REG.	ED 69
OUT	
OUT - OUTPUT, INC HL	ED 6B, REPEAT IF B=0
OUT - OUTPUT, DEC HL	ED 8B, REPEAT IF B=0
INH HL, DEC B	ED 6A
INH HL, DEC B	ED 8A

Courtesy Zilog Corp.


**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

BIT SET, RESET AND TEST

BIT OPS	REGISTER ADDRESSING								REG. INDR.	INDEXED	
	A	B	C	D	E	H	L	(HL)		(IX+D)	(IY+D)
TEST "BIT"	0	47	48	49	4A	4B	4C	4D	4E	4F	4G
	1	4B	4C	4D	4E	4F	4G	4H	4I	4J	4K
	2	4C	4D	4E	4F	4G	4H	4I	4J	4L	4M
	3	45	46	47	48	49	4A	4B	4C	4D	4E
	4	42	43	44	45	46	47	48	49	4A	4B
	5	43	44	45	46	47	48	49	4A	4B	4C
	6	47	48	49	4A	4B	4C	4D	4E	4F	4G
	7	4F	4E	4D	4C	4B	4A	49	48	47	46
RESET "RES"	0	00	01	02	03	04	05	06	07	08	09
	1	02	03	04	05	06	07	08	09	0A	0B
	2	04	05	06	07	08	09	0A	0B	0C	0D
	3	01	02	03	04	05	06	07	08	09	0A
	4	02	03	04	05	06	07	08	09	0A	0B
	5	04	05	06	07	08	09	0A	0B	0C	0D
	6	02	03	04	05	06	07	08	09	0A	0B
	7	00	01	02	03	04	05	06	07	08	09
SET "SET"	0	00	01	02	03	04	05	06	07	08	09
	1	02	03	04	05	06	07	08	09	0A	0B
	2	04	05	06	07	08	09	0A	0B	0C	0D
	3	01	02	03	04	05	06	07	08	09	0A
	4	02	03	04	05	06	07	08	09	0A	0B
	5	04	05	06	07	08	09	0A	0B	0C	0D
	6	02	03	04	05	06	07	08	09	0A	0B
	7	00	01	02	03	04	05	06	07	08	09

11

Courtesy Zilog Corp.



Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS

SECTION ZIN

Programming The Z-80	ZIN-1
Load Instructions	ZIN-1
Block Transfers and Searches	ZIN-9
Arithmetics	ZIN-14
Rotates and Shifts	ZIN-18
Bit Set, Reset and Test	ZIN-19
Jump Instructions	ZIN-20
Calls and Returns	ZIN-24
Input/Output Instructions	ZIN-27
Decimal to Hexadecimal Conversions	ZIN-31

(

(

(

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

ZIN-1

PROGRAMMING THE Z-80

To effectively program the Z-80, we must first learn what each instruction does. The best approach will be to examine the instructions in small groups, using them in exercises as we proceed.

8 Bit Load Instructions

Mnemonic	Symbolic Operation	Flags				OP-Code				No. of Bytes	No. of M Cycles	No. of T Cycles	Comments	Notes:	
		C	Z	P/V	S	N	H	76	543						
LD r, r'	r ← r'	•	•	•	•	•	•	01	r	r'	1	1	4	r, r' Reg.	
LD r, n	r ← n	•	•	•	•	•	•	00	—	n —	2	2	7	000 B	
LD r, (HL)	r ← (HL)	•	•	•	•	•	•	01	r	110	1	2	7	001 C	
LD r, (IX+d)	r ← (IX+d)	•	•	•	•	•	•	11	011	101	3	5	19	010 D	
								01	r	110				011 E	
								—	d	—				100 H	
								—	d	—				101 L	
LD r, (IY+d)	r ← (IY+d)	•	•	•	•	•	•	11	111	101	3	5	19	111 A	
								01	110	110					
								—	d	—					
LD (HL), r	(HL) ← r	•	•	•	•	•	•	01	110	r	1	2	7		
LD (IX+d), r	(IX+d) ← r	•	•	•	•	•	•	11	011	101	3	5	19		
								01	110	r					
LD (IY+d), r	(IY+d) ← r	•	•	•	•	•	•	11	111	101	3	5	19		
								01	110	r					
LD (HL), n	(HL) ← n	•	•	•	•	•	•	00	110	110	2	3	10		
LD (IX+d), n	(IX+d) ← n	•	•	•	•	•	•	11	011	101	4	5	19		
								00	110	110					
LD (IY+d), n	(IY+d) ← n	•	•	•	•	•	•	11	111	101	4	5	19		
								00	110	110					
								—	d	—					
								—	n	—					
LD A, (BC)	A ← (BC)	•	•	•	•	•	•	00	001	010	1	2	7		
LD A, (DE)	A ← (DE)	•	•	•	•	•	•	00	011	010	1	2	7		
LD A, (nn)	A ← (nn)	•	•	•	•	•	•	00	111	010	3	4	13		
								—	n	—					
								—	n	—					
LD (BC), A	(BC) ← A	•	•	•	•	•	•	00	000	010	1	2	7		
LD (DE), A	(DE) ← A	•	•	•	•	•	•	00	010	010	1	2	7		
LD (nn), A	(nn) ← A	•	•	•	•	•	•	00	110	010	3	4	13		
								—	n	—					
								—	n	—					
LD A, I	A ← I	•	•	IFF	•	•	0	0	11	101	101	2	2	9	
								01	010	111					
LD A, R	A ← R	•	•	IFF	•	•	0	0	11	101	101	2	2	9	
								01	011	111					
LD I, A	I ← A	•	•	•	•	•	•	11	101	101	2	2	9		
								01	000	111					
LD R, A	R ← A	•	•	•	•	•	•	11	101	101	2	2	9		
								01	001	111					

IFF - the content of the interrupt enable flip-flop (IFF) is copied into the P/V Flag


Flag Notation:

- = flag not affected,
- 0 = flag reset. 1 = flag set.
- X = flag is unknown.
- † = flag is affected according to the result of the operation.

Courtesy Zilog Corporation

Exercises:

1. Write mnemonic instructions to transfer data in the A register into the H register.
2. Transfer data from memory location 100AH to 100B.
3. Initialize Registers D with (200)10 and E with 0001100B.



1. LD B,A 1 Byte, Register to Register Load.
2. LD D,n 2 Byte, Register Load Immediate.
3. LD C,(HL) 3 Byte, Register Load, Indirect.

Register Load Instructions

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

Many of the 16-bit load instructions of the Z-80 are identical to those available on the 8080, however, additional instructions are available for moving data to and from sixteen bit registers such as the IX, IY, and the Stack Pointer.


16 Bit Load Instructions

Mnemonic	Symbolic Operation	Flags					Op-Code	No. Bytes	No. of M Cycles	No. of T States	Comments	Notes
		C	Z	V	S	N						
LD dd, nn	dd → nn	•	•	•	•	•	00 060 001	3	3	10	dd	Pair
							— n —	00	00		BC	
							— n —	01	01		DE	
LD IX, nn	IX → nn	•	•	•	•	•	11 011 101	4	4	14	10	HL
							00 100 001				11	SP
LD IY, nn	IY → nn	•	•	•	•	•	11 111 101	4	4	14		
							00 100 001					
LD HL, (nn)	H → (nn+1) L → (nn)	•	•	•	•	•	00 101 010	3	5	16		
							— n —					
LD dd, (nn)	dd _H → (nn+1) dd _L → (nn)	•	•	•	•	•	11 101 101	4	6	20		
							01 040 011					
LD IX, (nn)	IX _H → (nn+1) IX _L → (nn)	•	•	•	•	•	11 011 101	4	6	20		
							00 101 010					
LD IY, (nn)	IY _H → (nn+1) IY _L → (nn)	•	•	•	•	•	11 111 101	4	6	20		
							00 101 010					
LD (nn), HL	(nn+1) → H (nn) → L	•	•	•	•	•	00 100 010	3	5	16		
							— n —					
LD (nn), dd	(nn+1) → dd _H (nn) → dd _L	•	•	•	•	•	11 101 101	4	6	20		
							01 040 011					
LD (nn), IX	(nn+1) → IX _H (nn) → IX _L	•	•	•	•	•	11 011 101	4	6	20		
							00 100 010					
LD (nn), IY	(nn+1) → IY _H (nn) → IY _L	•	•	•	•	•	11 111 101	4	6	20		
							00 100 010					
LD SP, HL	SP → HL	•	•	•	•	•	11 111 001	1	1	6		
LD SP, IX	SP → IX	•	•	•	•	•	11 011 101	2	2	10		
LD SP, IY	SP → IY	•	•	•	•	•	11 111 001	2	2	10		
PUSH qq	(SP-2) → qq _L (SP-1) → qq _H	•	•	•	•	•	11 000 101	1	3	11	qq	Pair
							11 000 101				qq	BC
							11 111 001				01	DE
PUSH IX	(SP-2) → IX _L (SP-1) → IX _H	•	•	•	•	•	11 011 101	2	4	15	10	HL
							11 100 101				11	AF
PUSH IY	(SP-2) → IY _L (SP-1) → IY _H	•	•	•	•	•	11 111 101	2	4	15		
							11 100 101					
POP qq	qq _H → (SP+1) qq _L → (SP)	•	•	•	•	•	11 000 001	1	3	10		
							11 000 001					
POP IX	IX _H → (SP+1) IX _L → (SP)	•	•	•	•	•	11 011 101	2	4	14		
							11 100 001					
POP IY	IY _H → (SP+1) IY _L → (SP)	•	•	•	•	•	11 111 101	2	4	14		
							11 100 001					

Courtesy Zilog Corporation

Exercise: If contents of IX is 1040, write mnemonics to transfer data from 100A to 100B.

--
--
LD C, (IX+d) DD
34
4E



LD C, (IX+d) 3 Byte, Indexed Load


Register Load, Indexed

ZIN-4
Z-80 MICROPROCESSOR
FOUNDATIONS AND APPLICATIONS

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

16 Bit Load Instructions

1. LD dd,nn 3 Byte, Load Immediate
2. LD IX,nn 4 Byte, Load Immediate




Exercise:

1. Initialize the B register to zero and the C register to contain ABH.
2. Cause the IX register to point to memory location page 11H line 32H.

6

Transfer six consecutive bytes in a memory buffer starting on address $\$1B5$ and ending on $\$1B9$, into registers BCDEH and L preserving the order.

Exercise:




1. LD HL (nn) 3 Byte Load from Memory 2. LD (nn) SP 4 Byte Load to Memory

16 Bit Memory Reference Load


PUSH INSTRUCTION

PUSH HL 1 Byte Register Pair Save Instruction



*SP Stack pointer location prior to PUSH instruction

This instruction saves the contents of the designated register pair in a portion of RAM Memory Space reserved for stack operations. The stack pointer is decremented automatically.



POP HL 1 Byte Register Pair Restore Instruction

ZIN-8 Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

8

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

There is no counterpart in the 8080 instruction set for the Exchange, Transfer and Search instructions of the Z-80*.


Exchange, Block Transfer and Search Instructions

Mnemonic	Symbolic Operation	Flags				Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments	Notes:
		C	Z	P/V	S						
EX DE, HL	DE → HL	•	•	•	•	•	11 101 011	1	1	4	
EX AF, AF'	AF → AF'	•	•	•	•	•	00 001 000	1	1	4	
EXX	(BC) ← (DE), (DE) ← (BC), (HL) ← (HL')	•	•	•	•	•	11 011 001	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	H → (SP+1) L → (SP)	•	•	•	•	•	11 100 011	1	5	19	
EX (SP), IX	IX _H → (SP+1) IX _L → (SP)	•	•	•	•	•	11 011 101 11 100 011	2	6	23	
EX (SP), IY	IY _H → (SP+1) IY _L → (SP)	•	•	•	•	•	11 111 101 11 100 011	2	6	23	
LDI	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1	•	•	•	•	0	11 101 101 10 100 000	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1 Repeat until BC = 0	•	•	0	•	0	11 101 101 10 110 000	2	5	21	If BC ≠ 0 If BC = 0
LDD	(DE) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC-1	•	•	•	•	0	11 101 101 10 101 000	2	4	16	
LDDR	(DE) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC-1 Repeat until BC = 0	•	•	0	•	0	11 101 101 10 111 000	2	5	21	If BC ≠ 0 If BC = 0
CPI	A ← (HL) HL ← HL+1 BC ← BC-1	•	•	•	•	1	11 101 101 10 100 001	2	4	16	
CPIR	A ← (HL) HL ← HL+1 BC ← BC-1 Repeat until A = (HL) or BC = 0	•	•	•	•	1	11 101 101 10 110 001	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
CPD	A ← (HL) HL ← HL-1 BC ← BC-1	•	•	•	•	1	11 101 101 10 101 001	2	4	16	
CPDR	A ← (HL) HL ← HL-1 BC ← BC-1 Repeat until A = (HL) or BC = 0	•	•	•	•	1	11 101 101 10 111 001	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)

*Except for EX DE, HL and EX(SP), HL

Courtesy Zilog Corporation


10



1 EX DE, HL
2 EX AF, AF,
1 Byte Exchange Instructions

ZIN-10
Z-80 MICROPROCESSOR
FOUNDAMENTALS AND APPLICATIONS

EXX 1 Byte Working Register Block Exchange



This instruction swaps the contents of the BC, DE, HL register pairs with the contents of the BC', DE', HL' register pairs.


Exercise:

Copy Registers DE, HL into DE' and HL' respectfully.
Do not change either BC or BC'.

Exercise: Write mnemonics to transfer (256) 10 bytes from page 6 to page 10.

The LDTR instruction is similar to the LDH instruction except execution of the instruction will be repeated auto-matically until BC-1 = 0.

The LDH instruction transfers a byte of data from a source address in memory space to a destination address each time the instruction is executed. When the decremented byte counter, BC-1 = 0 P/V is reset (P/V is set if BC-1 ≠ 0).




LDTR - A 2 Byte Transfer and Repeat Instruction

Transfer instructions are used to transfer a block of data from a source area in memory space to a destination area. This can be accomplished one byte at a time using the LDH instruction or continuously with the LDTR instruction.

Search Instructions

CPI - 2 Byte Compare and Increment Instruction
 CPIR - 2 Byte Compare, Increment and Repeat Instruction



The CPI instruction compares the contents of a memory location specified by the HL register pair with the contents of the Accumulator. The HL pointer is incremented, and the Byte Counter BC is decremented. If A = (HL), Z is set, otherwise it is reset. P/V is set if BC-1 ≠ 0, otherwise it is reset.

The CPIR instruction is the same as the CPI, except execution of the instruction is repeated until a match is found, or until BC-1 = 0, at which time the instruction is terminated.

Courtesy Zilog Corp.

Instruction	Symbolic Op.	C P Flags	Z V S Flags	S Cycles	No. of Cycles	Comments
ADD A	A - A + n	0 0 0 0	0 0 1 0	11 000 110	2	
ADD A	A - A + r	0 0 0 0	0 0 1 0	10 000 210	2	
ADD A	A - A + d	0 0 0 0	0 0 1 0	10 000 210	2	
ADC A	A - A + CY	0 0 0 0	0 0 0 1	00 000 110	2	
ADC A	A - A + (Y+D)	0 0 0 0	0 0 0 1	00 000 110	2	
ADC A	A - A + (X+D)	0 0 0 0	0 0 0 1	00 000 110	2	
ADC A	A - A + (Y+D)	0 0 0 0	0 0 0 1	00 000 110	2	
ADC A	A - A + (X+D)	0 0 0 0	0 0 0 1	00 000 110	2	
ADC A	A - A + CY	0 0 0 0	0 0 0 1	00 000 110	2	
ADC A	A - A + CY	0 0 0 0	0 0 1 0	00 000 110	2	
ADC A	A - A + n	0 0 0 0	0 0 1 0	11 000 110	2	
ADC A	A - A + r	0 0 0 0	0 0 1 0	10 000 210	2	
ADC A	A - A + d	0 0 0 0	0 0 1 0	10 000 210	2	
ADDD	A + A + n	1 0 0 0	1 0 0 1	11 000 110	2	
ADDD	A + A + r	1 0 0 0	1 0 0 1	10 000 210	2	
ADDD	A + A + d	1 0 0 0	1 0 0 1	10 000 210	2	
ADDH	A + A + (HL)	1 0 0 0	1 0 0 1	10 000 210	2	
ADDH	A + A + (YL)	1 0 0 0	1 0 0 1	10 000 210	2	
ADDH	A + A + CY	1 0 0 0	1 0 0 1	00 000 110	2	
ADDH	A + A + (Y+D)	1 0 0 0	1 0 0 1	00 000 110	2	
ADDH	A + A + (X+D)	1 0 0 0	1 0 0 1	00 000 110	2	
ADDH	A + A + CY	1 0 0 0	1 0 0 1	00 000 110	2	
ADDH	A + A + D	1 0 0 0	1 0 0 1	00 000 110	2	
SUBS	A - A - s	1 0 0 0	1 0 0 1	10 000 110	2	
SUBS	A - A - CY	1 0 0 0	1 0 0 1	10 000 110	2	
SUBS	A - A - (Y+D)	1 0 0 0	1 0 0 1	10 000 110	2	
SUBS	A - A - (X+D)	1 0 0 0	1 0 0 1	10 000 110	2	
ORR	A - A - s	1 0 0 0	1 0 0 1	00 000 110	2	
XOR	A - A ^ s	1 0 0 0	1 0 0 1	00 000 110	2	
CP	A - s	1 0 0 0	1 0 0 1	00 000 110	2	
INC	A	0 1 0 0	0 0 0 0	00 000 110	2	
INC (HL)	(HL) - (HL) + 1	0 1 0 0	0 0 0 0	00 000 110	2	
INC (YL)	(YL) - (YL) + 1	0 1 0 0	0 0 0 0	00 000 110	2	
INC (Y+D)	(Y+D) - (Y+D) + 1	0 1 0 0	0 0 0 0	00 000 110	2	
INC (X+D)	(X+D) - (X+D) + 1	0 1 0 0	0 0 0 0	00 000 110	2	
DECA	D - d - 1	0 1 0 0	0 0 0 0	00 000 110	2	

The V symbol in the P/V Flag column indicates that the P/V Flag contains the overflow of the result of the operation. P = 1 means parity of the result is even, P = 0 means parity of the result is odd. V = 0 means result is unknown, V = 1 means result is all ones according to the result of the operation.

Notes: The V symbol in the P/V Flag column indicates that the P/V Flag contains the overflow of the result of the operation. The INC (HL), INC (YL), INC (X+D), INC (Y+D) and DECA operations will update the HL, YL, X+D and Y+D addresses respectively. The ADD and SUB instructions will update the HL, YL, X+D and Y+D addresses respectively. The ADDH and SUBH instructions will update the HL, YL, X+D and Y+D addresses respectively. The INC and DEC instructions will update the HL, YL, X+D and Y+D addresses respectively.

Flags: 0 = Reg not affected, 1 = Reg zero, L = Reg not zero, X = Reg is unknown.

8-Bit Arithmetic and Logical Operations

ZIN-14 FUNDAMENTALS AND APPLICATIONS

Z-80 MICROPROCESSOR

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

BIT SET, RESET AND TEST

BIT OPS	BIT	REGISTER ADDRESSING								REG. INDIR.	INDEXED
		A	B	C	D	E	H	L	(HL)		
TEST BIT	0	47	48	49	4A	4B	4C	4D	4E	4F	40-4F
	1	40	41	42	43	44	45	46	47	48	40-4F
	2	50	51	52	53	54	55	56	57	58	50-5F
	3	5C	5D	5E	5F	60	61	62	63	64	50-5F
	4	60	61	62	63	64	65	66	67	68	60-6F
	5	6C	6D	6E	6F	70	71	72	73	74	60-6F
	6	70	71	72	73	74	75	76	77	78	70-7F
	7	7C	7D	7E	7F	80	81	82	83	84	70-7F
RESET BIT TEST	0	07	08	09	0A	0B	0C	0D	0E	0F	00-0F
	1	00	01	02	03	04	05	06	07	08	00-0F
	2	07	08	09	0A	0B	0C	0D	0E	0F	00-0F
	3	0C	0D	0E	0F	10	11	12	13	14	00-0F
	4	10	11	12	13	14	15	16	17	18	00-0F
	5	1C	1D	1E	1F	20	21	22	23	24	00-0F
	6	20	21	22	23	24	25	26	27	28	00-0F
	7	2C	2D	2E	2F	30	31	32	33	34	00-0F
SET BIT SET	0	00	01	02	03	04	05	06	07	08	00-0F
	1	00	01	02	03	04	05	06	07	08	00-0F
	2	00	01	02	03	04	05	06	07	08	00-0F
	3	00	01	02	03	04	05	06	07	08	00-0F
	4	00	01	02	03	04	05	06	07	08	00-0F
	5	00	01	02	03	04	05	06	07	08	00-0F
	6	00	01	02	03	04	05	06	07	08	00-0F
	7	00	01	02	03	04	05	06	07	08	00-0F

Courtesy Zilog Corp.

Courtesy Zilog Corp.

16

Instruction	Op-code	F _{lags}	_{Op-Code}	C ₂	V	S	N	H	76	543	210	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Comments
DA									00	100	111	1	1	1	4					Decimals adjuster
Hammar																				Comments
																				Comments
DAA																				Comments
																				Comments
CPL																				Comments
																				Comments
NEG	A - 0 - A																			Comments
																				Comments
CCF	CCF - CY																			Comments
																				Comments
SCF	SCF - CY																			Comments
																				Comments
NOP	No operation																			Set carry flag
																				Set carry flag
HLT	GPU halted																			Set carry flag
																				Set carry flag
DI	IFP - 0																			Set carry flag
																				Set carry flag
EI	IFP - 1																			Set carry flag
																				Set carry flag
IM 0	Set interrupt mode 0																			Set carry flag
																				Set carry flag
IM 1	Set interrupt mode 1																			Set carry flag
																				Set carry flag
IM 2	Set interrupt mode 2																			Set carry flag

Note: IFP indicates the carry flip-flop.

Flag Notation: • = Flag is affected according to the result of the operation.

• = Flag is affected according to the result of the operation.

0 = Flag not affected, 0 = Flag reset, 1 = Flag set, X = Flag is unknown.

General Purpose Arithmetic and CPU Control Instructions

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

ZIN-16

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

16 Bit Arithmetic Operations

Mnemonic	Symbolic Operation	Flags				Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V	N					
ADD HL, ss	HL → HL+ss	†	•	•	•	0 X	00 s1 001	1	3	11 ss Reg.
ADC HL, ss	HL → HL+ss+CY	†	•	V	†	0 X	11 101 101 01 s1 010	2	4	15 00 BC 01 DE
SBC HL, ss	HL → HL-ss-CY	†	†	V	†	1 X	11 101 101 01 s0 010	2	4	15 10 HL 11 SP
ADD IX, pp	IX → IX + pp	†	•	•	•	0 X	11 011 101 00 ppi 001	2	4	15 pp Reg. 00 BC 01 DE
ADD IY, rr	IY → IY + rr	†	•	•	•	0 X	11 111 101 00 rri 001	2	4	15 10 IX 11 SP 10 BC 11 DE 10 IY 11 SP
INC ss	ss ← ss + 1	•	•	•	•	•	00 s0 011	1	1	6
INC IX	IX → IX + 1	•	•	•	•	•	11 011 101 00 100 011	2	2	10
INC IY	IY → IY + 1	•	•	•	•	•	11 111 101 00 100 011	2	2	10
DEC ss	ss ← ss - 1	•	•	•	•	•	00 s1 011	1	1	6
DEC IX	IX → IX - 1	•	•	•	•	•	11 011 101 00 101 011	2	2	10
DEC IY	IY → IY - 1	•	•	•	•	•	11 111 101 00 101 011	2	2	10

Notes: ss is any of the register pairs BC, DE, HL, SP
 pp is any of the register pairs BC, DE, IX, SP
 rr is any of the register pairs BC, DE, IY, SP.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
 † = flag is affected according to the result of the operation.

Courtesy Zilog Corp.

Courtesy Zilog Corp.

Mnemonic	Symbolic Operation			Flags	Op-Code	No.	No.	No.	No.	Cycles	Stalls	Comments
	C	Z	V									
RLCA					00 000 111	1	1	1	1	1	1	Rotates left circular commutator
RLA					00 010 111	1	1	1	1	1	1	Rotates left circular commutator
RRCA					00 001 111	1	1	1	1	1	1	Rotates right circular commutator
RRRA					00 011 111	1	1	1	1	1	1	Rotates right commutator
RLC (HLL)					00 000 110	2	2	2	2	2	2	Rotates left circular register
RLC (LXL+D)					00 000 110	4	4	4	4	4	4	Rotates left circular register
RLC (LY+D)					00 000 110	4	4	4	4	4	4	Rotates left circular register
RLC (YX+D)					00 000 110	4	4	4	4	4	4	Rotates left circular register
RLC (Y+D)					00 000 110	4	4	4	4	4	4	Rotates left circular register
RL					00 001 011	4	4	4	4	4	4	Rotates left circular register
RRC					00 000 110	4	4	4	4	4	4	Rotates right circular register
RRCI					00 000 110	4	4	4	4	4	4	Rotates right circular register
RDI					00 000 110	4	4	4	4	4	4	Rotates right circular register
SIA					00 100 111	2	2	2	2	2	2	Rotates digit left and right between the separators of the upper half of the comparator is manufactured
SDI					00 101 111	2	2	2	2	2	2	Rotates digit left and right between the separators of the upper half of the comparator is manufactured
SRD					00 110 111	2	2	2	2	2	2	Rotates digit left and right between the separators of the upper half of the comparator is manufactured
SPS					00 111 111	2	2	2	2	2	2	Rotates digit left and right between the separators of the upper half of the comparator is manufactured

Rotate and Shift Operations

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

ZIN-18

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

Bit Set, Reset and Test Instructions

Mnemonic	Symbolic Operation	Flags					Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	V	S	N						
BIT b, r	Z - r_b	•	‡	X	X	0	1	11 001 011	2	2	8	r Reg.
BIT b, (HL)	Z - $(HL)_b$	•	‡	X	X	0	1	01 b r				000 B
BIT b, (IX+d)	Z - $(IX+d)_b$	•	‡	X	X	0	1	11 001 011	2	3	12	001 C
								01 b 110				010 D
								11 011 101	4	5	20	011 E
								11 001 011				100 H
								↔ d ↔				101 L
								01 b 110				111 A
BIT b, (IY+d)	Z - $(IY+d)_b$	•	‡	X	X	0	1	11 111 101	4	5	20	b Bit Tested
								11 001 011				000 0
								↔ d ↔				001 1
								01 b 110				010 2
								11 001 011				011 3
								↔ d ↔				100 4
								01 b 110				101 5
								11 111 101				110 6
								11 001 011				111 7
SET b, r	$r_b = 1$	•	•	•	•	•	•	11 001 011	2	2	8	
								11 b r				
SET b, (HL)	$(HL)_b = 1$	•	•	•	•	•	•	11 001 011	2	4	15	
								11 b 110				
SET b, (IX+d)	$(IX+d)_b = 1$	•	•	•	•	•	•	11 001 011	4	6	23	
								↔ d ↔				
								11 b 110				
SET b, (IY+d)	$(IY+d)_b = 1$	•	•	•	•	•	•	11 111 101	4	6	23	
								11 001 011				
								↔ d ↔				
								11 b 110				
RES b, s	$r_b = 0$ $s = r, (HL), (IX+d), (IY+d)$	•	•	•	•	•	•	10				To form new OP code replace 11 of SET b,s with 10. Flags and time states for SET instruction

Notes: The notation r_b indicates bit b (0 to 7) or location s.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
‡ = flag is affected according to the result of the operation.

Courtesy Zilog Corp.

Jump Instructions


Opcode	Op-Code	C	Z	V	S	N	H	76	543	210	Dytes	No.	No. of M	Cycles	Stages	Comments
jp nn																
Symbolic																
Condition																
cc																
JP CC, nn																
JP nn																
PC -> nn																
If condition cc is true PC -> nn, otherwise continue																
JP C, nn																
JP C = 0,																
JP C = 1,																
JP NC, nn																
JP C = 1,																
JP PC = 0,																
JP PC = 1,																
JP Z, nn																
JP Z = 0,																
JP Z = 1,																
JP NZ, nn																
JP NZ = 0,																
JP NZ = 1,																
JP (HL),																
JP (IX),																
JP (IY),																
JP (B),																
DI(NZ),																
Notes: e represents the extension in the relative addressing mode.																
e is a signed two's complement number in the range <-128, 127>.																
e-2 is the preceding provider an effective address of PC + e as PC is incremented by 2 prior to the addition of e.																
e-2 in the preceding provider an effective address of PC + e as PC is affected according to the result of the operation.																

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

ZIN-21


Jump Instructions

1. JP nn 3 Byte Unconditional Jump to nn.
2. JP cc, nn - 3 Byte Conditional Jump to nn.




The unconditional Jump instruction JP nn advances the Program Counter to the Jump Address nn. Program execution proceeds from this point. The conditional Jump instruction requires a specified flag condition cc be met to initiate the Jump; otherwise program execution proceeds with next instruction after the Jump instruction.

In the JR (relative jump) instructions, the value of the displacement is added to the Program Counter Counter; the next instruction is then selected from the location specified by PC+. If the jump instruction is conditional, however, the next adjacent instruction is executed unless the condition specified is true.



JR e 2-Byte Unconditional Relative Jump Instruction

DJNZ, e 2-Byte Conditional Decrement and Jump Instruction



In the DJNZ instruction, the B register is used to determine branching. The B register is decremented and if a non-zero value remains, the value of the displacement e is added to the Program Counter; the next instruction is selected from location specified by PC+e. If B=0 after decrementing the next adjacent instruction is executed.

Courtesy Zilog Corporation

24


Machine	Symbolic	Op-Code	Z Flags	V No.	S No.	H No.	N of M	B Bytes	C ycles	Notes	Comments
CALL nn	(SP-1)-PC-L	• • • • •	• 11 001 101	3	5	17					
CALL nn	(SP-2)-PC-L	• • • • •	• 11 001 101	3	5	17					
RET	PC-(SP)	• • • • •	• 11 001 001	1	3	10					
RET cc	PC-(SP+1)	• • • • •	• 11 001 001	1	1	5	1	1	1	If cc is false	If cc is true
RET ee	PC-(SP+1)	• • • • •	• 11 000 000	1	1	5	1	1	1	If cc is false	If cc is true
NET	PC-(SP)	• • • • •	• 11 001 001	1	3	10					
NETT	Return from interrupt	• • • • •	• 11 101 101	2	4	14	14	14	14	001 2 zero non zero	000 NZ non zero
RETN	Return from function	• • • • •	• 01 001 101	2	4	14	14	14	14	100 101 C carry	101 100 PE parity and
RSTP	PC-L-p	• • • • •	• 01 000 101	2	4	14	14	14	14	100 101 H parity odd	101 100 P parity even
RETN	Return from subroutine	• • • • •	• 11 101 101	2	4	14	14	14	14	100 101 N sign propagate	101 100 P sign propagate
Flag Notes: • = Flag is affected according to the result of the operation. 0 = Flag is unaffected. 1 = Flag set. X = Flag is unknown.											

CALL and Return Instructions

Z-80 MICROPROCESSOR
FOUNDAMENTALS & APPLICATIONS


ZIN-24

CALL nn



`CALL nn` is used to call a subroutine. Execution of the instruction stores the contents of the program counter in the stack, then jumps to the location of the subroutine specified by `nn`.

This one byte instruction returns the address of the next instruction following the CALL to the Program Counter. Ex-
ecution of main program is resumed.



RET

**Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS**


ZIN-27

Input/Output Instructions

Mnemonic	Symbolic Operation	Flags					Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V	S	N					
IN A, (n)	A → (n)	•	•	•	•	•	11 011 011	2	3	10	n to A ₀ ~ A ₇ Acc to A ₈ ~ A ₁₅
IN r, (C)	r ← (C) if r = 110 only the flags will be affected.	•	†	P	‡	0	11 101 101 01 r 000	2	3	11	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INI	(HL) ← (C) B ← B - 1 HL ← HL + 1	•	†	X	X	1	11 101 101 10 100 010	2	4	15	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INIR	(HL) ← (C) B ← B - 1 HL ← HL + 1 Repeat until B = 0	•	1	X	X	1	11 101 101 10 110 010	2	5 (If B ≠ 0)	20	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
IND	(HL) ← (C) B ← B - 1 HL ← HL - 1	•	†	X	X	1	11 101 101 10 101 010	2	4	15	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INDR	(HL) ← (C) B ← B - 1 HL ← HL - 1 Repeat until B = 0	•	1	X	X	1	11 101 101 10 111 010	2	5 (If B ≠ 0)	20	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUT (n), A	(n) ← A	•	•	•	•	•	11 010 011	2	3	11	n to A ₀ ~ A ₇ Acc to A ₈ ~ A ₁₅
OUT (C), r	(C) ← r	•	•	•	•	•	11 101 101 01 r 001	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUTI	(C) ← (HL) B ← B - 1 HL ← HL + 1	•	†	X	X	1	11 101 101 10 100 011	2	4	15	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OTIR	(C) ← (HL) B ← B - 1 HL ← HL + 1 Repeat until B = 0	•	1	X	X	1	11 101 101 10 110 011	2	5 (If B ≠ 0)	20	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUTD	(C) ← (HL) B ← B - 1 HL ← HL - 1	•	†	X	X	1	11 101 101 10 101 011	2	4	15	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OTDR	(C) ← (HL) B ← B - 1 HL ← HL - 1 Repeat until B = 0	•	1	X	X	1	11 101 101 10 111 011	2	5 (If B ≠ 0)	20	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅

Notes: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

Courtesy of Zilog Corp.




1. IN A (n) - 2 Byte Input Instruction
2. OUT (n) A - 2 Byte Output Instruction

ZIN-28
Z-80 MICROPROCESSOR
FOUNDAMENTALS AND APPLICATIONS

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**


- 1. IN r (C) - 2 Byte Input Instruction (Indirect Address)
- 2. OUT (C) r - 2 Byte Output Instruction (Indirect Address)



Let

r = D Register
(C) = 01

In this instruction the C Register is used as an Address Pointer for port selection.



1. INTI 2 Byte Input and Increment Instruction
2. INTIR 2 Byte Input, Increment and Repeat Instruction

ZIN-31

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

DECIMAL COUNT	CONVERSION FRWD	CONVERSION BKWD	DECIMAL COUNT	CONVERSION FRWD	CONVERSION BKWD	DECIMAL COUNT	CONVERSION FRWD	CONVERSION BKWD
000	--	--	049	31	CF	097	61	9F
001	01	FF	050	32	CE	098	62	9E
002	02	FE	051	33	CD	099	63	9D
003	03	FD	052	34	CC	100	64	9C
004	04	FC	053	35	CB	101	65	9B
005	05	FB	054	36	CA	102	66	9A
006	06	FA	055	37	C9	103	67	99
007	07	F9	056	38	C8	104	68	98
008	08	F8	057	39	C7	105	69	97
009	09	F7	058	3A	C6	106	6A	96
010	0A	F6	059	3B	C5	107	6B	95
011	0B	F5	060	3C	C4	108	6C	94
012	0C	F4	061	3D	C3	109	6D	93
013	0D	F3	062	3E	C2	110	6E	92
014	0E	F2	063	3F	C1	111	6F	91
015	0F	F1	064	40	CO	112	70	90
017	11	EF	065	41	BF	113	71	8F
018	12	EE	066	42	BE	114	72	8E
019	13	ED	067	43	BD	115	73	8D
020	14	EC	068	44	BC	116	74	8C
021	15	EB	069	45	BB	117	75	8B
022	16	EA	070	46	BA	118	76	8A
023	17	E9	071	47	B9	119	77	89
024	18	E8	072	48	B8	120	78	88
025	19	E7	073	49	B7	121	79	87
026	1A	E6	074	4A	B6	122	7A	86
027	1B	E5	075	4B	B5	123	7B	85
028	1C	E4	076	4C	B4	124	7C	84
029	1D	E3	077	4D	B3	125	7D	83
030	1E	E2	078	4E	B2	126	7E	82
031	1F	E1	079	4F	B1	127	7F	81
032	20	EO	080	50	BO	128	80	
033	21	DF	081	51	AF			
034	22	DE	082	52	AE			
035	23	DD	083	53	AD			
036	24	DC	084	54	AC			
037	25	DB	085	55	AB			
038	26	DA	086	56	AA			
039	27	D9	087	57	A9			
040	28	D8	088	58	A8			
041	29	D7	089	59	A7			
042	2A	D6	090	5A	A6			
043	2B	D5	091	5B	A5			
044	2C	D4	092	5C	A4			
045	2D	D3	093	5D	A3			
046	2E	D2	094	5E	A2			
047	2F	D1	094	5F	A1			
048	30	DO	096	60	AO			

BRANCH ADDRESS
CONVERSION
CHART

32

ADR	ADR	INSTR	LABEL	OPERATION	OPERAND	COMMENTS	BY:
	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
	8						
	9						
	A						
	B						
	C						
	D						
	E						
	F						
	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
	8						
	9						
	A						
	B						
	C						
	D						
	E						
	F						


**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

SECTION ZPR

Programming Instruction Set

ZPR

G



Z-80-MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

Z80-CPU INSTRUCTION SET

INSTRUCTION	C	Z	P/V	S	N	H	COMMENTS
ADD A, I; ADC A, I	-	-	V	-	0	-	8-bit add or add with carry
SUB I; SBC A, I; CPS I, NEG	-	-	V	-	1	-	8-bit subtract or subtract with carry, complement and negate accumulator
AND I	0	-	P	-	0	1	Logical operations
OR I; XOR I	0	-	V	-	0	-	And sets different flags
INC I	-	-	V	-	0	-	8-bit increment
DEC I	-	-	V	-	1	-	8-bit decrement
ADD DD, ss	-	-	P	-	0	X	16-bit add
ADC HL, ss	-	-	V	-	0	X	16-bit add with carry
SBC HL, ss	-	-	V	-	1	X	16-bit subtract with carry
RLA RLCA, RRA, RRCA	-	-	P	-	0	X	Rotate accumulator
RLM RLCM; RR M; RRC M	-	-	P	-	0	X	Rotate and shift location s
SLA M; SRA M; SRL M	-	-	P	-	0	-	-
RLD RRD	-	-	P	-	0	-	Rotate digit left and right
DAA	-	-	P	-	0	-	Decimal adjust accumulator
CD	-	-	P	-	1	1	Complement accumulator
SCF	-	-	P	-	0	-	Set carry
CCF	-	-	P	-	0	-	Clear carry
INR (IC)	-	-	P	-	0	-	Input register indirect
INI (IND; OUTI; OUTD)	-	-	P	-	1	X	Block input and output
INIR (INDR; OTIR; OTDR)	-	-	P	-	1	X	Z = 0 if B = 0 otherwise Z = 1
LDI, LDD	-	-	P	-	0	X	Block transfer instructions
LDI, LDDR	-	-	P	-	0	X	P/V = 1 if BC > 0, otherwise P/V = 0
CPI, CPRI, CPO, CPDR	-	-	P	-	1	X	P/V = 1 if BC > 0, otherwise P/V = 0
LD A, I; LD A, R	-	-	IFF	-	0	0	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, I	-	I	X	X	0	1	The complement of bit b of location is copied into the Z flag
NEG	-	-	V	-	1	-	Negate accumulator

* The following notation is used in this table:

SYMBOL OPERATION

- C Carry/link flag. C=1 if the operation produced a carry from the MSB of the operand or result.
- Z Zero flag. Z=1 if the result of the operation is zero.
- S Sign flag. S=1 if the MSB of the result is one.
- P/V Parity or overflow flag. Parity (P) and overflow (V) share the same flag. - Logical operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow, P/V=1 if the result of the operation produced an overflow.
- H Half-carry flag. H=1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.
- N Add/Subtract flag. N=1 if the previous operation was a subtract.
- M H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly convert the result into packed BCD format following addition or subtraction using operands with packed BCD format.
- I The flag is unchanged according to the result of the operation.
- E The flag is unchanged by the operation.
- O The flag is reset by the operation.
- 1 The flag is set by the operation.
- X The flag is a "don't care."
- V P/V flag affected according to the overflow result of the operation.
- P P/V flag affected according to the parity result of the operation.
- R Any 8-bit location for all the addressing modes allowed for that instruction.
- s Any 8-bit location for all the addressing modes allowed for that instruction.
- ii Any one of the two index registers IX or IY.
- R Refresh counter.
- n 8-bit value in range <0, 255>.
- nn 16-bit value in range <0, 65535>.
- m Any 8-bit location for all the addressing modes allowed for the particular instruction.

SUMMARY OF FLAG OPERATION

S	Z	X	H	X	P/V	N	C
---	---	---	---	---	-----	---	---

Sequence of flags in F register

OBJ CODE	SOURCE STATEMENT	OPERATION
8E	ADC A,(HL)	Add with Carry Oper. and to Acc.
DD8E05	ADC A,(IX+d)	
FD8E05	ADC A,(IY+d)	
8F	ADC A,A	
88	ADC A,B	
89	ADC A,C	
8A	ADC A,D	
8B	ADC A,E	
8C	ADC A,H	
8D	ADC A,L	
CE20	ADC A,n	
ED4A	ADC HL,BC	Add with Carry Reg.
ED5A	ADC HL,DE	Pair to HL
ED6A	ADC HL,HL	
ED7A	ADC HL,SP	
86	ADD A,(HL)	Add Operand to Acc.
DD8605	ADD A,(IX+d)	
FD8605	ADD A,(IY+d)	
87	ADD A,A	
80	ADD A,B	
81	ADD A,C	
82	ADD A,D	
83	ADD A,E	
84	ADD A,H	
85	ADD A,L	
CS20	ADD A,n	
09	ADD HL,BC	Add Reg. Pair to HL
19	ADD HL,DE	
29	ADD HL,HL	
39	ADD HL,SP	
DD09	ADD IX,BC	Add Reg. Pair to IX
DD19	ADD IX,DE	
DD29	ADD IX,IX	
DD39	ADD IX,SP	
FD09	ADD IY,BC	Add Reg. Pair to IY
FD19	ADD IY,DE	
FD29	ADD IY,IY	
FD39	ADD IY,SP	
A6	AND (HL)	Logical 'AND' of Operand and Acc.
DDA605	AND (IX+d)	
FDA605	AND (IY+d)	
A7	AND A	
A0	AND B	
A1	AND C	
A2	AND D	
A3	AND E	
A4	AND H	
A5	AND L	
EE20	AND n	
CB46	BIT 0,(HL)	Test Bit b of Location or Reg.
DDCB0546	BIT 0,(IX+d)	
FDCB0546	BIT 0,(IY+d)	
CB47	BIT 0,A	
CB40	BIT 0,B	
CB41	BIT 0,C	
CB42	BIT 0,D	
CB43	BIT 0,E	
CB44	BIT 0,H	

Courtesy Zilog Corp.

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

OBJ CODE	SOURCE STATEMENT	OPERATION
1D	DEC E	Decrement Operand
25	DEC H	
2B	DEC HL	
DD28	DEC IX	
FD28	DEC IY	
2D	DEC L	
3B	DEC SP	
F3	DI	Disable Interrupts
102E	DJNZ e	Decrement B and Jump Relative if B = 0
F8	EI	Enable Interrupts
E3	EX (SP),HL	Exchange Location and (SP)
DDE3	EX (SP),IX	
FDE3	EX (SP),IY	
08	EX AF,AF'	Exchange the Contents of AF and AF'
EB	EX DE,HL	Exchange the Contents of DE and HL
D9	EXX	Exchange the Contents of BC,DE,HL with Contents of BC',DE',HL' Respectively
76	HALT	HALT (Wait for Interrupt or Reset)
ED46	IM 0	Set Interrupt Mode
ED56	IM 1	
ED5E	IM 2	
ED78	IN A,(C)	Load Reg. with Input from Device (C)
ED40	IN B,(C)	
ED48	IN C,(C)	
ED50	IN D,(C)	
ED58	IN E,(C)	
ED60	IN H,(C)	
ED68	IN L,(C)	
34	INC (HL)	Increment Operand
DD3405	INC (IX+d)	
FD3405	INC (IY+d)	
3C	INC A	
04	INC B	
03	INC BC	
0C	INC C	
14	INC D	
13	INC DE	
1C	INC E	
24	INC H	
23	INC HL	
DD23	INC IX	
FD23	INC IY	
2C	INC L	
33	INC SP	
DB20	IN A,(n)	Load Acc. with Input from Device n
EDAA	IND	Load Location (HL) with Input from Port (C), Decrement HL and B

OBJ CODE	SOURCE STATEMENT	OPERATION
EDBA	INR	Load Location (HL) with Input from Port (C), Decrement HL and Decrement B, Repeat until B = 0
EDA2	INI	Load Location (HL) with Input from Port (C); Increment HL and Decrement B
EDB2	INIR	Load Location (HL) with Input from Port (C), Increment HL and Decrement B, Repeat until B = 0
E9	JP (HL)	Unconditional Jump to Location
DDE9	JP (IX)	
C38405	JP nn	
FDE9	JP (IY)	
DAB405	JP C,nn	Jump to Location if Condition True
FA8405	JP M,nn	
D28405	JP NC,nn	
C28405	JP NZ,nn	
F28405	JP P,nn	
EA8405	JP PE,nn	
E28405	JP PO,nn	
CA8405	JP Z,nn	
382E	JR C,e	Jump Relative to PC+e if Condition True
302E	JR NC,e	
202E	JR NZ,e	
282E	JR Z,e	
182E	JR e	Unconditional Jump Relative to PC+e
02	LD (BC),A	Load Source to Destination
12	LD (DE),A	
77	LD (HL),A	
70	LD (HL),B	
71	LD (HL),C	
72	LD (HL),D	
73	LD (HL),E	
74	LD (HL),H	
75	LD (HL),L	
3620	LD (IX+d),A	
DD7705	LD (IX+d),B	
DD7005	LD (IX+d),C	
DD7105	LD (IX+d),D	
DD7205	LD (IX+d),E	
DD7305	LD (IX+d),H	
DD7405	LD (IX+d),L	
DD7505	LD (IX+d),N	
DD360520	LD (IY+d),A	
FD7705	LD (IY+d),B	
FD7005	LD (IY+d),C	
FD7105	LD (IY+d),D	
FD7205	LD (IY+d),E	
FD7305	LD (IY+d),H	
FD7405	LD (IY+d),L	
FD7505	LD (IY+d),N	
DD360520	LD (mn),A	
328405	LD (mn),BC	
ED438405	LD (mn),BC	

Courtesy Zilog Corp.

Z 80 MICROPROCESSOR
FOUNDATIONALS AND APPLICATIONS

OBJ	SOURCE	CODE	SOURCE	CODE	SOURCE	STATEMENT	OPERATION
E0538405	LD	(m),HL	LD	(m),DE	Load Source to DE.		
228405	LD	(m),IX	LD	(m),Y	Load Sources to DE.		
0222405	LD	(m),SP	LD	(m),Y	Load Sources to DE.		
F0222405	LD	A,B(C)	LD	A,(DE)	Load Sources to DE.		
E0739405	LD	A,(HL)	LD	A,(HL)	Load Sources to DE.		
0A	LD	D6605	LD	H,(HL)	Load Sources to DE.		
7E	LD	P6605	LD	H,(HL)	Load Sources to DE.		
7A	LD	D7E05	LD	A,(HL)	Load Sources to DE.		
79	LD	P7E05	LD	A,(HL)	Load Sources to DE.		
7B	LD	32E0	LD	A,A	Load Sources to DE.		
7C	LD	E47	LD	I,A	Load Sources to DE.		
7D	LD	228405	LD	I,(HL)	Load Sources to DE.		
6F	LD	D028405	LD	X,(HL)	Load Sources to DE.		
6E	LD	P028405	LD	X,(HL)	Load Sources to DE.		
6D	LD	028405	LD	I,(HL)	Load Sources to DE.		
6C	LD	E078405	LD	I,(HL)	Load Sources to DE.		
6B	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
6A	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
69	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
68	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
67	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
66	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
65	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
64	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
63	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
62	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
61	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
60	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
5F	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
5E	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
5D	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
5C	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
5B	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
5A	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
59	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
58	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
57	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
56	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
55	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
54	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
53	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
52	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
51	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
50	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
49	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
48	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
47	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
46	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
45	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
44	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
43	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
42	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
41	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
40	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
39	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
38	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
37	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
36	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
35	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
34	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
33	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
32	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
31	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
30	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
29	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
28	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
27	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
26	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
25	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
24	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
23	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
22	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
21	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
20	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
19	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
18	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
17	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
16	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
15	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
14	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
13	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
12	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
11	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
10	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
09	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
08	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
07	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
06	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
05	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
04	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
03	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
02	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
01	LD	EDB405	LD	I,(HL)	Load Sources to DE.		
00	LD	EDB405	LD	I,(HL)	Load Sources to DE.		

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

OBJ CODE	SOURCE STATEMENT	OPERATION
FDB605	OR (IY+d)	Logical "OR" of Operand and Acc.
B7	OR A	
B0	OR B	
B1	OR C	
B2	OR D	
B3	OR E	
B4	OR H	
B5	OR L	
F620	OR n	
ED88	OTDR	Load Output Port (C) with Location (HL). Decrement HL and B. Repeat until B = 0
ED83	OTIR	Load Output Port (C) with Location (HL). Increment HL. Decrement B. Repeat until B = 0
ED79	OUT (C),A	Load Output Port (C) with Reg.
ED41	OUT (C),B	
ED49	OUT (C),C	
ED51	OUT (C),D	
ED59	OUT (C),E	
ED61	OUT (C),H	
ED69	OUT (C),L	
D320	OUT (n),A	Load Output Port (n) with Acc.
EDA8	OUTD	Load Output Port (C) with Location (HL). Decrement HL and B
EDA3	OUTI	Load Output Port (C) with Location (HL). Increment HL and Decrement B
F1	POP AF	Load Destination with Top of Stack
C1	POP BC	
D1	POP DE	
E1	POP HL	
DDE1	POP IX	
FDE1	POP IY	
F5	PUSH AF	Load Source to Stack
C5	PUSH BC	
D5	PUSH DE	
E5	PUSH HL	
DDE5	PUSH IX	
FDE5	PUSH IY	
CB86	RES 0,(HL)	Reset Bit b of Operand
DDCB0586	RES 0,(IX+d)	
FDCB0586	RES 0,(IY+d)	
CB87	RES 0,A	
CB80	RES 0,B	
CB81	RES 0,C	
CB82	RES 0,D	
CB83	RES 0,E	
CB84	RES 0,H	
CB85	RES 0,L	
CB8E	RES 1,(HL)	
DDCB058E	RES 1,(IX+d)	
FDCB058E	RES 1,(IY+d)	
CB8F	RES 1,A	

OBJ CODE	SOURCE STATEMENT	OPERATION
CB88	RES 1,B	Reset Bit b of Operand
CB89	RES 1,C	
CB8A	RES 1,D	
CB8B	RES 1,E	
CB8C	RES 1,H	
CB8D	RES 1,L	
CB8E	RES 2,(HL)	
DDCB059E	RES 2,(IX+d)	
FDCB059E	RES 2,(IY+d)	
CB87	RES 2,A	
CB80	RES 2,B	
CB81	RES 2,C	
CB82	RES 2,D	
CB83	RES 2,E	
CB84	RES 2,H	
CB85	RES 2,L	
CB8E	RES 3,(HL)	
DDCB059E	RES 3,(IX+d)	
FDCB059E	RES 3,(IY+d)	
CB8F	RES 3,A	
CB88	RES 3,B	
CB89	RES 3,C	
CB8A	RES 3,D	
CB8B	RES 3,E	
CB8C	RES 3,H	
CB8D	RES 3,L	
CBA5	RES 4,(HL)	
DDCB05A6	RES 4,(IX+d)	
FDCB05A6	RES 4,(IY+d)	
CBA7	RES 4,A	
CBA0	RES 4,B	
CBA1	RES 4,C	
CBA2	RES 4,D	
DBA3	RES 4,E	
CBA4	RES 4,H	
CBA5	RES 4,L	
CBAE	RES 5,(HL)	
DDCB05AE	RES 5,(IX+d)	
FDCB05AE	RES 5,(IY+d)	
CBAF	RES 5,A	
CBA8	RES 5,B	
CBA9	RES 5,C	
CBA4	RES 5,D	
CBAB	RES 5,E	
CBAC	RES 5,H	
CBAD	RES 5,L	
CB86	RES 6,(HL)	
DDCB0586	RES 6,(IX+d)	
FDCB0586	RES 6,(IY+d)	
CBA7	RES 6,A	
CB80	RES 6,B	
CB81	RES 6,C	
CB82	RES 6,D	
CB83	RES 6,E	
CB84	RES 6,H	
CB85	RES 6,L	
CB8E	RES 7,(HL)	
DDCB05BE	RES 7,(IX+d)	
FDCB05BE	RES 7,(IY+d)	
CBFF	RES 7,A	
CB88	RES 7,B	
CB89	RES 7,C	
CB8A	RES 7,D	

Courtesy Zilog Corp.




**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

OBJ CODE	SOURCE STATEMENT	OPERATION
CBD3	SET 2,E	Set Bit b of Location
CBD4	SET 2,H	
CBD5	SET 2,L	
CBD8	SET 3,B	
CBDE	SET 3,(HL)	
DDCB05DE	SET 3,(IX+d)	
FDCB05DE	SET 3,(IY+d)	
CBDF	SET 3,A	
CB09	SET 3,C	
CB0A	SET 3,D	
CB08	SET 3,E	
CB0C	SET 3,H	
CB0D	SET 3,L	
CB0E	SET 4,(HL)	
DDCB05E6	SET 4,(IX+d)	
FDCB05E6	SET 4,(IY+d)	
CBE7	SET 4,A	
CBE0	SET 4,B	
CBE1	SET 4,C	
CBE2	SET 4,D	
CBE3	SET 4,E	
CBE4	SET 4,H	
CBE5	SET 4,L	
CBE6	SET 5,(HL)	
DDCB05EE	SET 5,(IX+d)	
FDCB05EE	SET 5,(IY+d)	
CBEF	SET 5,A	
CB88	SET 5,B	
CBE9	SET 5,C	
CBEA	SET 5,D	
CBEB	SET 5,E	
CBEC	SET 5,H	
CBED	SET 5,L	
CBF6	SET 6,(HL)	
DDCB05F6	SET 6,(IX+d)	
FDCB05F6	SET 6,(IY+d)	
CBF7	SET 6,A	
CBF0	SET 6,B	
CBF1	SET 6,C	
CBF2	SET 6,D	
CBF3	SET 6,E	
CBF4	SET 6,H	
CBF5	SET 6,L	
CBFE	SET 7,(HL)	
DDCB05FE	SET 7,(IX+d)	
FDCB05FE	SET 7,(IY+d)	
CBFF	SET 7,A	
CBF8	SET 7,B	
CBF9	SET 7,C	
CBFA	SET 7,D	
CBFB	SET 7,E	
CBFC	SET 7,H	
CBFD	SET 7,L	
C926	SLA (HL)	Shift Operand Left
DDCB0526	SLA (IX+d)	Arithmetic
FDCB0526	SLA (IY+d)	
CB27	SLA A	
CB20	SLA B	
CB21	SLA C	
CB22	SLA D	
CB23	SLA E	
CB24	SLA H	
CB25	SLA L	

OBJ CODE	SOURCE STATEMENT	OPERATION
CB2E	SRA (HL)	Shift Operand Right
DDCB052E	SRA (IX+d)	Arithmetic
FDCB052E	SRA (IY+d)	
CB2F	SRA A	
CB28	SRA B	
CB29	SRA C	
CB2A	SRA D	
CB2B	SRA E	
CB2C	SRA H	
CB2D	SRA L	
CB3E	SRL (HL)	Shift Operand Right
DDCB053E	SRL (IX+d)	Logical
FDCB053E	SRL (IY+d)	
CB3F	SRL A	
CB38	SRL B	
CB39	SRL C	
CB3A	SRL D	
CB3B	SRL E	
CB3C	SRL H	
CB3D	SRL L	
96	SUB (HL)	Subtract Operand from Acc.
DD9605	SUB (IX+d)	
FD9605	SUB (IY+d)	
97	SUB A	
90	SUB B	
91	SUB C	
92	SUB D	
93	SUB E	
94	SUB H	
95	SUB L	
D620	SUB n	
AE	XOR (HL)	Exclusive "OR"
DDAE05	XOR (IX+d)	Operand and Acc.
FDAE05	XOR (IY+d)	
AF	XOR A	
A8	XOR B	
A9	XOR C	
AA	XOR D	
AB	XOR E	
AC	XOR H	
AD	XOR L	
EE20	XOR n	

Courtesy Zilog Corp.

7
G




Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS

SECTION ZX

Description of the Z-80 Instruction Set

Load Instructions	ZX-1
Exchange Instructions, Block Transfer and Searches	ZX-5
Arithmetic Instructions	ZX-7
Logic Instructions	ZX-8
Increment and Decrement	ZX-9
Rotate Instructions	ZX-12
Bit Set and Test	ZX-15
Jump Instructions	ZX-16
I/O Instructions	ZX-20



Z-80 INSTRUCTION SET

The Z-80 microprocessor was designed to be software compatible with the Intel 8080 microprocessor. In fact, the 8080 instruction set is a Subset of the instructions for the Z-80 although the Intel mnemonics are not the same. In the study of the Z-80 instruction set we will examine those instructions which are identical to the 8080 instructions as well as those which are unique to the Z-80.

Z-80 8 Bit Load Instruction**A. One Byte Load Instructions**

<u>Z-80</u>	<u>8080</u>
LD r,r' r ← r'	MOV REG ₁ ,REG ₂ (REG ₁) ← (REG ₂)
LD r,(HL) r ← (HL)	MOV REG,M (REG ₂) ← [(HL)]
LD (HL),r (HL) ← r	MOV M,REG [(HL)] ← [REG]
LD A,(BC) A ← (BC)	LDAX B (A) ← [(BC)]
LD A,(DE) A ← (DE)	LDAX D (A) ← [(BC)]
LD (BC),A (BC) ← A	STAX B [(BC)] ← [A]
LD (DE),A (DE) ← A	STAX D [(DE)] ← [A]

B. Two Byte Load Instructions

LD r,n r ← n	MVI REG, DATA (REG) ← DATA
LD (HL),n (HL) ← n	MVI M,DATA [(HL)] ← DATA

C. Three Byte Load Instructions

LD A,(nn) A ← (nn)	LDA (addr) (A) ← (addr)
LD (nn),A (nn) ← A	STA (addr) (addr) ← (A)

D. Unique Z-80 Three Byte Load Instructions

LD X, (IY+d) X → (IY+d)

LD X, (IX+d) X → (IX+d)

The contents of the memory location specified by the current contents of register (I) are loaded into the selected register (X).
 The contents of the memory location specified by the third byte of the instruction plus displacement (d) designated by the index register (IX) or (IY) plus displacement (d) are loaded into the selected register (X).

LD (IY+d), X (IY+d) → X

LD (IX+d), X (IX+d) → X

The contents of register (I) are loaded into the memory location specified by index register (IX) or (IY) plus displacement (d).
 The contents of register (I) are loaded into the memory location specified by the displacement (d).

E. Unique Z-80 Four Byte Load Instructions

LD (IY+d), n (IY+d) → n

LD (IX+d), n (IX+d) → n

The 8 bit operand n (immediate data) is loaded into the address location specified by index register (IX) or (IY) plus a displacement (d).
 The 8 bit operand n (immediate data) is loaded into the address plus a displacement (d).

F. Unique Two Byte Z-80 Load Instructions

LD A, R A → R

LD A, I A → I

Contents of interrupt register (I) or refresh register (R) are loaded into the accumulator.

ZX-3

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

LD I,A I ← A
LD R,A R ← A

Contents of accumulator are loaded into the I or the R register.

Z-80 16 Bit Load Instructions

A. Four Byte 16 Bit Load Instructions

LD IX,nn IX ← nn
LD IY,nn IY ← nn

16 Bits of data (nn) are loaded into IX or IY (Byte 3 and Byte 4 identify immediate data)

LD IX (nn) $IX_H \leftarrow (nn+1)$ $IX_L \leftarrow (nn)$
LD IY (nn) $IY_H \leftarrow (nn+1)$ $IY_L \leftarrow (nn)$

16 Bits of data are loaded from two consecutive memory locations into Index Register (IX) or (IY). (Byte 3 and Byte 4 identify Adr_L and Adr_H respectively.)

LD (nn),dd (nn+1) ← dd_H

Load into address locations nn+1 and nn the high and low order bytes respectively of register pair dd.

LD dd,(nn) $dd_H \leftarrow (nn+1)$ $dd_L \leftarrow (nn)$

Load into register pair dd the contents of address locations nn and nn+1 respectively.

B. Three Byte 16 Bit Load Instructions

Z-80

LD dd,nn dd → nn LXI RP,Data 16 (RP) → Data 16

8080

C. One Byte 16 Bit Load Instructions

Z-80

LD (nn),H (nn+1) → H LXLD (H) → (addr+1)
 LD H,(nn) H → (nn+1) L → (nn)
 LD (nn),H (nn+1) → H SHLD (addr+1) → L
 LD (nn),H (nn+1) → H (addr) → L

8080

D. Z-80 Sixteen Bit Load Instructions

Z-80

LDSPLH SP → HL SPHL (SP) → (HL)
 PUSH RP [(SP-2)] → RPLH POP RP RP → [(SP+1)]
 PUSH RPLH [(SP-1)] → RP POP RPLH RPL → [(SP)]

8080

E. Contents of IX, IY are Loaded into Stack Pointer.

LD SP,IX SP → IX

LD SP,IY SP → IY

Contents of IX, IY are Loaded into Stack Pointer.

The Stack Pointer, initially at SP is incremented automatically after reading each byte of data.

POP IX IXH → (SP) IXL → (SP-1)
 POP IY IYH → (SP) IYL → (SP-1)

The Stack Pointer initially at SP is decremented automatically prior to loading each byte of data.

PUSH IX (SP-2) → IXL (SP-1) → IXH
 PUSH IY (SP-2) → IYL (SP-1) → IYH

ZX-5

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

Z-80 Exchange Instructions

Only two of the six Z-80 exchange instructions have a counterpart in the 8080 instruction set. These are:

Z80	8080	Z80	8080
EX DE, HL	XCHG	EX(SP), HL	XTHL
EX DE, HL	DE ↔ HL		
EX AF, AF'	AF ↔ AF'		
EX (SP), HL	H ↔ (SP+1), L ↔ (SP)		
EX (SP), IX	IXH ↔ (SP+1), IXL ↔ (SP)		
EX (SP), IY	IYH ↔ (SP+1), IYL ↔ (SP)		
EXX	BC ↔ BC' DE ↔ DE' HL ↔ HL'		

In each of these instructions the contents of specified registers are exchanged with a single instruction.

Block Transfer and Search Instructions

LDI (DE) ← (HL) DE ← DE+1, HL ← HL+1, BC ← BC-1

A byte of data is transferred from the memory location specified by the HL register pair to the memory location specified by the DE pair. HL and DE are incremented, BC (Byte Counter) is decremented.

LDIR (DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1

Data is transferred from the memory location specified by HL to the location specified by DE. HL and DE are incremented. If BC is not zero the program counter, PC, is decremented by two and the instruction is repeated.

LDD (DE) ← (HL) DE ← DE-1, HL ← HL-1, BC ← BC-1

Data is transferred from the memory location specified by HL to the location specified by DE. Both HL and DE are decremented as well as BC.

LDLR (DE) ← (HL) DE ← DE-1, HL ← HL-1, BC ← BC-1

H
9

before, a condition bit is set for each true compare condition. As (HL) is compared with the contents of the accumulator. As HL and BC are decremented, otherwise, the program counter is decremented by two causing the instruction to be repeated.

CPDR A - (HL), HL → HL - 1, BC → BC - 1

The contents of memory location addressed by HL is compared to the contents of the accumulator. A condition bit is set for each condition of true compare. HL and BC are decremented.

CPD A - (HL), HL → HL - 1, BC → BC - 1

The contents of memory location addressed by HL is compared to the contents of previous instruction. HL is incremented to BC to go to zero, or if A = (HL), the instruction is decremented, and the byte counter (BC) is decremented. If incrementing causes BC to go to zero, or if A = (HL), the instruction is decremented otherwise the program counter is decremented by two and the instruction is repeated.

CPTR A-(HL), HL → HL + 1, BC → BC - 1

The contents of memory location addressed by HL is compared to the contents of the accumulator. If the comparison is true, a condition bit is set for the condition which is true.

CPI A-(HL), HL → HL + 1, BC → BC - 1

Data is transferred from the memory location specified by HL to the location specified by DE. All three register pairs are decremented by two, and the instruction is repeated.

8 Bit Arithmetic Instructions

A. Add Operations

Z-80

ADD A,r A \leftarrow A+r
 ADD A,n A \leftarrow A+n
 ADD A,(HL) A \leftarrow A+(HL)

8080

ADD REG A \leftarrow (A) + (REG)
 ADI A \leftarrow (A) + (DATA)
 ADD M A \leftarrow (A) + (M)

The contents of a specified register, a memory location specified by HL or immediate data described by the second byte of the two byte add instructions are added to the contents of the accumulator.

ADD A,(IX+D)
 ADD A,(IY+D)

A \leftarrow A + (IX+D)
 A \leftarrow A + (IY+D)

The contents of the memory addressed by (IX+D) or (IY+D) are added to the contents of the accumulator.

B. Add with Carry Operations

Z-80

ADC A,r A \leftarrow A+r+CY
 ADC A,n A \leftarrow A+n+CY
 ADC A,(HL) A \leftarrow A+(HL)+CY

ADC A \leftarrow (A) + (REG) + (CY)
 ACI A \leftarrow (A) + DATA + (CY)
 ADC M A \leftarrow (A) + (M) + (CY)

The contents of a specified register, memory location, or immediate data plus the carry is added to the accumulator.

ADC A,(IX+D)
 ADC A,(IY+D)

A \leftarrow A + (IX+D) + Cy
 A \leftarrow A + (IY+D) + Cy

The contents of the memory location addressed by (IX+D) or (IY+D) plus the carry are added to the accumulator.

C. Subtraction Operations

SUB r A \leftarrow A-r
 SUB n A \leftarrow A-n
 SUB (HL) A \leftarrow A-(HL)

SUB REG A \leftarrow (A) - (REG)
 SUI A \leftarrow (A) - DATA
 SUB M A \leftarrow (A) - (M)

These instructions are parallel to the ADD operations.

$SUB(IY+D)$ A \rightarrow A-(IY+D)

$SBC A, (IX+D)$ A \rightarrow (IX+D)+CY

These instructions parallel the Index Register ADC operations.

$SBC A,x$ A \rightarrow A-X-CY SBB REG A \rightarrow (A)-(REG)-CY
 $SBC A,n$ A \rightarrow A-n-CY SBI REG A \rightarrow (A)-DATA-(CY)
 $SBC A,(HL)$ A \rightarrow A-(HL)-CY SBB M A \rightarrow (A)-(M)-CY

These instructions parallel the ADC instructions.

8 BIT LOGIC INSTRUCTIONS

A. Basic Logic Instructions

Contents of the Accumulator are logically "anded" with the contents of a specified register, memory location or with immediate data.

$AND x$ A \rightarrow AX ORA REG (A) \rightarrow (A) · (REG)

$AND n$ A \rightarrow AN ORI DATA (A) \rightarrow (A) · DATA

$OR x$ A \rightarrow AV ORA REG (A) \rightarrow (A) + (REG)

$OR n$ A \rightarrow AVn ORI DATA (A) \rightarrow (A) + DATA

$XOR x$ A \rightarrow AF XOR REG (A) \rightarrow (A) ⊕ (REG)

$XOR n$ A \rightarrow AFn XOR DATA (A) \rightarrow (A) ⊕ DATA

$XOR (HL)$ A \rightarrow AF(HL) XRA M (A) \rightarrow (A) ⊕ M

With the contents of the Accumulator are logically "excluded ORed" with immediate data.

Contents of the Accumulator are logically "ORed" with the contents of a specified register, memory location or with immediate data.

$XOR x$ A \rightarrow AF XOR REG (A) \rightarrow (A) ⊕ (REG)

$XOR n$ A \rightarrow AFn XOR DATA (A) \rightarrow (A) ⊕ DATA

$XOR (HL)$ A \rightarrow AF(HL) XRA M (A) \rightarrow (A) ⊕ M

The contents of the Accumulator are logically "excluded ORed" with immediate data.

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

CP r	A - r	CMP REG	(A) - (REG)
CP n	A - n	CPI DATA	(A) - DATA
CP (HL)	A - (HL)	CMP M	(A) - (M)

The contents of the specified register, memory location or immediate data is subtracted from the contents of the Accumulator setting or resetting condition flags as determined by the results of the subtraction.

B. Index Register Logic Operations

AND (IX+D) A ← AΛ(IX+D)
 AND (IY+D) A ← AΛ(IY+D)

OR (IX+D) A ← AV(IX+D)
 OR (IY+D) A ← AV(IY+D)

The content of the Accumulator are "ANDED" or "ORED" with the contents of the memory location addressed by (IX+D) or (IY+D).

XOR (IX+D) A ← A ⊕ (IX+D)
 XOR (IY+D) A ← A ⊕ (IY+D)

A logical "Exclusive OR" is executed between the memory location addressed by (IX+D) or (IY+D) and the Accumulator.

CP (IX+D) A - (IX+D)
 CP (IY+D) A - (IY+D)

The contents of the memory location addressed by (IX+D) or (IY+D) is compare with the contents of the Accumulator. Condition flags are set or reset depending on the results of the comparison.

C. Increment and Decrement Instructions

Z-80

8080

INC r	r ← r+1	INR REG (REG) ← (REG) + 1
INC (HL)	(HL) ← (HL)+1	INR M (M) ← (M) + 1

DEC r	r ← r-1	DCR REG (REG) ← (REG) - 1
DEC (HL)	(HL) ← (HL)-1	DCR M (M) ← (M) - 1

The content of a specified register r, or the memory location addressed by HL are either incremented or decremented by one.

H 9

D. Index Register Increment and Decrement Instructions

INC (IX+D) (IX+D) → (IX+D) + 1

DEC (IX+D) (IX+D) → (IX+D) - 1

The memory location addressed by either (IX+D) or (IY+D) is incremented, or decremented by one.

DAA —

Arithmetic and CPU Control Instructions

Contents of Accumulator are complemented (I₁'s COMP_I).

NEG A → 0 - A

Contents of Accumulator are subtracted from zero (2's complement of A).

CCF CY → CY

Carry flag in flag register is inverted.

SCF CY → I

Carry flag is set to a one.

NOP —

CPU performs no operation during machine cycle.

HLT

The HALT instruction suspends CPU operations until a subsequent interrupt or reset is received. The processor executes NOP's during a HALT in order to maintain refresh logic.

10

DI disables the maskable interrupt by resetting interrupt enable flags IFP 1 and IFP 2.

DI IFP → 0

EI IFF \leftarrow 1

EI enables the maskable interrupt by setting the interrupt enable flip-flops IFF 1 and IFF 2.

IM 0 —

The IM 0 instruction sets interrupt mode 0. In this mode the interrupting device can insert any instruction onto the data bus for execution by the CPU.

IM 2 —

The interrupt instruction IM 2 sets interrupt mode 2. This mode permits an indirect call to any location in memory. The upper eight bits are the contents of the Interrupt Vector Register, I. The lower eight bits are supplied by the interrupting device.

Sixteen Bit Arithmetic Operations

ADD HL, ss HL \leftarrow HL + ss DAD RP

The content of a selected register pair SS are added to the contents of the HL register pair without carry.

ADC HL, ss HL \leftarrow HL + ss + CY

The contents of SS plus the carry from the flag register are added to the contents of HL.

SBC HL, ss HL \leftarrow HL - ss - CY

The contents of register pair SS and the carry CY are subtracted from the contents of the HL reg pair.

ADD IX, pp IX \leftarrow IX + pp

The contents of any register pair pp, (BC, DE, IX, or SP) are added to the contents of index register IX.


ADD IY, rr IY \leftarrow IY + rr

The contents of any register pair rr, (BC, DE, IY or SP) are added to index register IY.

INC ss ss \leftarrow ss + 1

The contents of any register pair SS (BC, DE, HL, SP) are incremented by 1.


The contents of the accumulator are rotated to the right. b0 is copied into the carry flag. The carry is copied into bit position b7.




The contents of the accumulator are rotated to the right one position, b0 is copied into the carry flag and the carry is copied into position b7.



The contents of the accumulator are rotated left one position, b7 is copied into the carry flag and the carry is copied into position b0.



The contents of b7 are copied into carry flag and position b0.



A. ACCUMULATOR ROTATE INSTRUCTIONS

Rotate Instructions

The contents of Index Register IX or IY are decremented.

DEC IX IX → IX - 1
DEC IY IY → IY - 1

The contents of any register pair ss, (BC, DE, HL, SP) are decremented by 1.


DEC ss ss → ss - 1

The contents of index register IX or IY are incremented.

INC IX IX → IX + 1
INC IY IY → IY + 1

B. Register and Memory Rotate Instructions

RLC r




Contents of any 8 bit register r are rotated left one position. The contents of bit position b₇ are copied into the carry flag and the carry is copied into bit position b₀.

RLC (HL)

RLC (IX+D)

RLC (IY+D)




The contents of the memory location addressed by (HL), (IX+D), or (IY+D) is rotated left. b₇ is copied into carry flag and the carry is copied into position b₀.

RL r

RL (HL)

RL (IX+D)

RL (IY+D)




The contents of the register specified by r, or the memory location addressed by HL, IX+D or IY+D are rotated left one position, through the carry flag.

RRC r

RRC (HL)

RRC (IX+D)

RRC (IY+D)




The contents of a register specified by r, or the memory location addressed by HL, IX+D or IY+D are rotated right one position. The contents of b₀ are copied into the carry flag and the carry is copied into b₇.

RR r


RR (HL)

RR (IX+D)

RR (IY+D)




The contents of a register specified by r, or the memory location addressed by HL, IX+D or IY+D are rotated right one position through the carry flag.

Z-80 Shift Instructions


Contents of the register x, or the memory location addressed by HL, IY+D, or IY+D are shifted left one position. A zero is copied into bit position 0.



Contents of register x, or the memory location addressed by HL, IY+D, or IY+D are shifted right one position. Contents of bit position 7 are unchanged.



Contents of register x, or the memory location addressed by HL, IY+D, or IY+D are shifted right one position. A zero is entered into bit position 7.



The contents of the low order 4 bits (3-0) of the memory location addressed by HL are copied into the lower order bits (3-0) of the accumulator. The low order bits (3-0) of the accumulator are rotated into the high order bits (7-0) of the accumulator. These are copied into the high order bits (7-4) of the memory location addressed by HL, in turn, and these, in turn, are copied into the memory location.

Bit Set & Test Instructions

A. Test Instructions

Bit b, r $Z \leftarrow \bar{r}_b$ Bit b, (HL) $Z \leftarrow (\text{HL})_b$ Bit b, (IX+D) $Z \leftarrow (\text{IX}+\text{D})_b$ Bit b, (IY+D) $Z \leftarrow (\text{IY}+\text{D})_b$

After execution of the instructions, the Z flag will contain the complement of the indicated bit within the register specified or the memory location pointed to by HL, IX+D or IY+D. The indicated bit is not affected.

B. Bit Set, Reset Instructions

SET b, r $r_b \leftarrow 1$ SET b, (HL) $(\text{HL})_b \leftarrow 1$ SET b, (IX+D) $(\text{IX}+\text{D})_b \leftarrow 1$ SET b, (IY+D) $(\text{IY}+\text{D})_b \leftarrow 1$

After completion of the instruction the designated bit in the register or memory location addressed will be set.

RES b, r $r_b \leftarrow 0$ RES b, (HL) $(\text{HL})_b \leftarrow 0$ RES b, (IX+D) $(\text{IX}+\text{D})_b \leftarrow 0$ RES b, (IY+D) $(\text{IY}+\text{D})_b \leftarrow 0$

These instructions are analogous to the bit set instructions Set b, m.

This instruction permits relative branching to other segments of a program specified by a displacement. The displacement is limited to a range -126 \leq e \leq +129. The next instruction is PC.

JR e PC \rightarrow PC+e

C. Relative jump

If condition is true, the address specified by bytes 2 and 3 of the instruction are loaded into the program counter to increment as usual.

jp NZ, nn	IF CC True	PC \rightarrow nn	JNZ (addr)
jp Z, nn	IF CC False	PC \rightarrow nn	JZ (addr)
jp NC, nn	IF CC Not Equal	PC \rightarrow nn	JNC (addr)
jp C, nn	IF CC Carry	PC \rightarrow nn	JC (addr)
jp PO, nn	IF CC Parity Odd	PC \rightarrow nn	JPO (addr)
jp PE, nn	IF CC Parity Even	PC \rightarrow nn	JPE (addr)
jp M, nn	IF CC Any	PC \rightarrow nn	JPM (addr)

Z-80

B. Conditional jump - Direct

The address specified by the 2nd and 3rd bytes of the instruction is loaded into the program counter PC and a jump to that address is initiated.

jp nn PC \rightarrow nn JMP (address) (PC) \rightarrow (address)

Z-80

8080

A. Unconditional jump - Direct

Jump Instructions

D. Conditional Relative Jump

JR C, e	PC ← PC+e
JR NC, e	
JR Z, e	
JR NZ, e	

If the specified condition is true, the next instruction is fetched from the location identified by the new contents of the PC.

E. Indirect Jump

<u>Z-80</u>	<u>8080</u>
JP (HL) PC ← HL	PC _{HL} PC ← (HL)

The PC is loaded with the contents of the HL register pair. The next instruction is fetched from the location identified by the new contents of the PC.

JP (IX) PC ← IX
JP (IY) PC ← IY

The PC is loaded with the contents of the IX (IY) register pair. The next instruction is fetched from the location designated by the new contents of the PC.

F. Relative Condition Jump

DJNZ, e PC ← PC+e If B ≠ 0

This instruction permits relative branching to a location designated by the displacement e, relative to the PC, if the B register is not zero. On execution of the instruction, the B register is decremented and the displacement e is added to the PC. If the condition is true. In this case the next instruction will be fetched from the location designated by the new contents of the PC, otherwise the next instruction to be executed will be the one following this instruction.

H
18

Control is returned to the program at a point designated by external stack memory. The content of the location specified by the stack pointer is loaded to PC, the stack pointer is increased and the next higher address location is loaded to PC.

RET PC_L → [SP] RET PC_H → [(SP+1)]
PC_L → [(SP)] PC_H → [(SP+1)]

C. Unconditional Return

This instruction executes a call to the designated address if the specified condition is true.

CALL M, nn CALL M, addr
CALL P, nn CALL P, addr
CALL PE, nn CALL PE, addr
CALL PO, nn CALL PO, addr
CALL C, nn CALL C, addr
CALL NC, nn PG → nn CALL NC, addr
CALL Z, nn (SP-2) → PC_L CALL Z, addr [(SP-2)] → PC_L
CALL NZ, nn (SP-1) → PC_H CALL NZ, addr [(SP-1)] → PC_H

B. Conditional Call

on execution, the current contents of PC are pushed onto the top of the external stack memory. The address of the called routine is loaded into the PC. The next instruction is fetched from the called location.

CALL nn (SP-1) → PC_H CALL addr [(SP-1)] → PC_H
SP → SP-2 [(SP-2)] → PC_L
CALL (SP-2) → PC_L

8080

Z-80

A. Unconditional call

CALL AND RETURN INSTRUCTIONS

D. Conditional Return

Z-80

RET NZ	$PC_L \leftarrow (SP)$
RET Z	$PC_H \leftarrow (SP+1)$
RET NC	
RET C	
RET PO	
RET PE	
RET P	
RET M	

8080

RET NZ	$PC_L \leftarrow [(SP)]$
RET Z	$PC_H \leftarrow [(SP+1)]$
RET NC	
RET C	
RET PO	
RET PE	
RET P	
RET M	

Execution of this instruction causes a return to the program of a point designated by the external stack memory if the specified condition is true.

E. Return from Interrupt

RETI

The return from interrupt instruction is identical to an unconditional return except it also controls the interrupt enable out control signal, used for priority interrupt structures.

F. Return from Non Maskable Interrupt

RETN

This instruction is used at the end of a service routine for non maskable interrupts and executes an unconditional return.

The contents of the selected port designated by the C register are input to one of the six working registers (B, C, D, E, H, I), or the accumulator. The selected register is specified by the second byte of the instruction ($01 \rightarrow x \leftarrow 000$).

IN x, (C) $x \rightarrow (C)$

B. Input to a Selected Register

One byte of data from the selected port (n) is written to the accumulator.

IN A (n) A \rightarrow [port addr]

A. Input to the Accumulator

INPUT AND OUTPUT INSTRUCTIONS

	P (n)	+	-
00H	000	001	111
08H	010	111	111
10H	011	111	111
18H	100	111	111
20H	101	111	111
28H	110	111	111
30H	111	111	111
38H			

This is a special one byte call to one of eight locations in page zero (lowest 256 bytes of memory) specified by the table below.

RST n RST p

C. Restart Instruction

FUNDAMENTALS AND APPLICATIONS

Z-80 MICROPROCESSOR

C. Input to Memory and Increment

 $\text{INI } (\text{HL}) \leftarrow (\text{C}) \quad \text{B} \leftarrow \text{B}-1, \quad \text{HL} \leftarrow \text{HL}+1$

This instruction inputs a byte of data from a port specified by the C register writes it to a memory location designated by the HL register. The HL register then is incremented. The B register operates as a byte counter and is automatically decremented. When the B register equals zero, the Z flag is set.

D. Input to Memory Increment and repeat

 $\text{INR } (\text{HL}) \leftarrow (\text{C}) \quad \text{B} \leftarrow \text{B}-1, \quad \text{HL} \leftarrow \text{HL}+1$

This instruction is identical to the INI instruction except, if the B register is not zero, the PC is decremented by two and the instruction is repeated. If decrementing causes the B register to go to zero the instruction is terminated and the next instruction is executed.

E. Input to Memory and Decrement

 $\text{IND } (\text{HL}) \leftarrow (\text{C}) \quad \text{B} \leftarrow \text{B}-1 \quad \text{HL} \leftarrow \text{HL}-1$

This instruction is identical to the INI instruction except, the AL register is decremented instead of being incremented.

F. Input to Memory Decrement and Repeat

 $\text{INR } (\text{HL}) \leftarrow (\text{C}) \quad \text{B} \leftarrow \text{B}-1 \quad \text{HL} \leftarrow \text{HL}-1$

This instruction is identical to the IND instruction except, the instruction is repeated until the byte counter B equals zero.

G. Output from the Accumulator

 $\text{OUT } (\text{n}), \text{A} \quad (\text{n}) \leftarrow \text{A} \qquad \text{OUT } (\text{port addr})$

One byte of data is written from the Accumulator to a port selected by the port address (n).

At this point the instruction is terminated.
This instruction is repeated until the B register equals zero.

OTDR (C) \rightarrow (HL) B \rightarrow B-1 HL \rightarrow HL-1

J. Output from Memory Decrement and Repeat

HL register pair is decremented instead of being incremented.
This instruction is identical to the OUTI instruction except, the

OUTD (C) \rightarrow HL B \rightarrow B-1 HL \rightarrow HL-1

K. Output from Memory and Decrement

This instruction is identical to the OUTI except, the instruction is repeated until the B register equals zero; at this point, the

OTIR (C) \rightarrow (HL) B \rightarrow B-1 HL \rightarrow HL-1

J. Output from Memory Increment and Repeat

This instruction moves one byte of data to the CPU from a memory location designated by the HL register pair and writes it to a port selected by the C register. The HL register pair is then incremented and the B register, used as a byte counter, is decremented.

OUTI (C) \rightarrow HL B \rightarrow B-1 HL \rightarrow HL+1

I. Output from Memory and Increment

One byte of data is written out to a port selected by the C register from a accumulator or one of the six working registers (B,C,D,E,H,L). The register selected by x. The register x may be the accumulator or one of the six working registers (B,C,D,E,H,L).


OUT (C), x (C) \rightarrow x

H. Output from a Selected Register

Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS

SECTION CTC

The Counter Timer Circuit	CTC-1
CTC Timing	CTC-4
CTC Operating Modes	CTC-7
CTC Interface	CTC-9
Programming The CTC	CTC-10




Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

CTC-1


Z-80 CTC - COUNTER TIMER CIRCUIT

This circuit is a programmable four channel device which provides counting and timing functions. The four independent channels of the device can be configured for operation in various modes as required.



Counter Timer Circuit - CTC

- a/ Channel Control Register - Selects mode and conditions for channel logic. It also controls the timer and prescaler.
- b/ Time Constant Register - An 8-bit word loaded by the CPU into this register initializes the Down Counter and reloads it to a count of zero.
- c/ Down Counter - This 8-bit counter counts down from its initialized value until the count is zero, at which time it reloads and repeats the count.
- d/ Prescaler - An 8-bit counter that divides the system clock by 16 or 256 (used in timer mode only).




The circuit for each channel consists of two registers, two counters and control logic as shown:

CTC - Channel Logic

Z-80 CTC


CTC Pin Description



- CLK/Trig₀₋₃** - Ext Clock or Timer Strobe Input
- ZC/To₀₋₂** - Channel - Zero Count or Time Out Output
- C_{S1} - C_{S2}** - Channel Select Input
- D₇ - D₀** - CPU Data Bus
- CE** - Chip Enable
- g** - System Clock
- M₁** - M₁ Cycle from CPU
- IORQ** - Input/Output Request from CPU
- RD** - Read Mode Control from CPU
- IEI** - Interrupt Enable Out
- IEO** - Interrupt Enable Out
- INT** - Interrupt Request to CPU
- Reset** - RESET - stops all channels from Counting.
(Resets channel Interrupt Enable bits on all channels)


4

The timing shown here is for reading the Down Counter in the Counter Mode. The value placed on the data bus identifies the number of external positive pulses occurring prior to the rising edge of T_2 .



CTC Read Cycle

If **RD** is inactive, a write signal is internally generated for writing to the CTC. A write signal is internally generated automatically inserted (W^*), no other wait states are allowed for each loaded during a CTC Write cycle. Except for an vector are each loaded during a CTC Write cycle. The Channel Control Word, the Time Constant, and the Interrupt




CTC Write Cycle


CTC Timing


External Clock or Time Out Activation**Counter Mode**

In this mode, the rising edge of the clock input causes the counter to be decremented. Since the counter is synchronous with ϕ , the set up time required prior to the activation of ϕ must be met.
(approx. 150 ns)

**Timer Mode**


In the Timer Mode, the prescaler will be enabled by the rising (or falling) edge on the TRG inputs depending on the slope selected. When timing is to start, with respect to the next rising edge of ϕ , set up time requirements must be met.
(210 ns Min)





The software routine for servicing the CTC will be terminated by the two byte RTI instruction. The CTC will decode the first byte of the channel being serviced at the time. If the following byte of the RTI instruction is "ED" (RTI_OPCODE = ED4D), the channel being serviced will be re-initialized and its IEO will become an active high.

CTC Return from Interrupt



Interrupt acknowledge (IORQ and M1) only occurs during an M1 cycle, when M1 is active. When IORQ becomes active, the highest priority device having its (IEI) input active, will put the contents of its interrupt Vector Register onto the Data Bus.

CTC Interrupt Acknowledgment Cycle

CTC Operating Mode Selection

The mode of operation of the CTC is determined by the characteristics of the Control Word stored in the Channel Control Register. Control is specified at the bit level as shown:

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Int En	Mode	Rnge	Slpe	Trig	LD Time Cnst	Rst	1

D₇ - Channel Interrupt Enable (D₇=1). Enable occurs each time Down Counter reaches zero count.

D₆ - Timer Mode - D₆=0 Down Counter is clocked by prescaler. Period of counter is $\Delta=t_c \cdot P \cdot TC$ t_c=system clock period. P=Prescale of 16 or 256. TC=8bit programmable time constant.

Counter Mode - D₆=1 Down Counter is clocked by external clock signal (Prescaler is not used)

D₅ - Range - Prescale = 16 for D₅ = 0
Prescale = 256 for D₅ = 1


D₄ - Slope - for D₄=0 The negative edge of the external clock/trigger decrements the counter, or starts the timer.
D₄=1 The positive edge of clock/trigger decrements the counter or starts the timer.

D₃ - Trigger Valid (Timer Mode Only) - D₃=0 Timer starts operation on rising edge of the machine cycle. T₂ clock pulse following the one that loads TC to Time Constant Register. D₃=1 The external trigger is valid for starting timer operation after the rising edge of the T₂ clock pulse following the one that loads the time constant

D₂ - for D₂=0 No time constant will be loaded into the Time Constant Register following the Channel Control Word for D₂=1 The Time Constant for the Down Counter will be the next word written to the selected channel. Time constants are loaded only after the current count has been completed.

2. (D_0 is always zero in an interrupt Vector.)

1. X = These bits are inserted by the highest priority channel requesting an interrupt.



The Z-80 CPU requires an 8-bit Interrupt Vector be supplied by the interrupting channel to form the proper address for the interrupt service routine. Format of the Interrupt Vector is illustrated:

Loading the Channel Interrupt Vector

An 8-bit time constant is loaded into the Time Constant Register immediately following a Control Word in which $D_2=1$. (All zeros are a time constant of 256)

Loading a Time Constant


$D_0 - D_0=1$ Control Word to be stored in Control Register.

Otherwise, a new control word must be loaded.

$D_1 - D_1=0$ Channel counter continues counting. $D_1=1$ If $D_2=1$ channel

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

CTC Interface



The interface shown permits the selection of any one of the four channels using A_0 and A_1 as channel select inputs. Decoding for the channel ports could be as shown in the Channel Select Table.

Channel Select Decode									
Chip Select- \bar{CS}		C_{S1}	C_{S2}						
A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Port	Chan
0	0	0	0	1	0	0	0	08H	0
0	0	0	0	1	0	0	1	09H	1
0	0	0	0	1	0	1	0	0AH	2
0	0	0	0	1	0	1	1	0BH	3

Question: Based on the control words sent to the Counter and Timer Channels, what was the mode of operation of each? If page 0 was selected for the interrupt vector, to what location in page 0 was the interrupt vectorized?

```

CTC LD A, 55H Form Counter Control Word
      OUT 08H, A Output Counter Control Word
      LD A, 00H Initialize Counter, for
      OUT 08H, A maximum count of 256
      LD A, A7 Form Timer Control Word
      OUT 08H, A Set Timer for maximum
      LD A, 00H Output to Timer Control Register
      OUT 0BH, A Set Timer for maximum
      LD A, 38H Send Interrupt Vector
      OUT 0BH, A to Timer Vector Register
      LD A, A7 Set Timer for maximum
      OUT 0BH, A Set Timer for maximum
      LD A, 00H Output to Timer Control Register
      OUT 0BH, A Set Timer for maximum
      LD A, 38H Send Interrupt Vector
      OUT 0BH, A to Timer Vector Register
  
```

As an example, the CTC will be programmed to count the number of events occurring in a specified interval of time at a selected peripheral device. Channel 0 of the CTC will be programmed as a counter to count down from a number of events and channel 3 will be programmed to time out the required time in a service routine which calculates the number of events that have occurred.


Programming the CTC

Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS

SECTION PIO

Z-80 PIO	PIO-1
Modes of Operation	PIO-3
Programming The PIO	PIO-5
I/O Port Interface	PIO-6



J




**Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS**

Z-80 PERIPHERAL INPUT/OUTPUT CONTROLLER - PIO

PIO Block Diagrams





A block diagram of the port logic is shown below.

- b. Port Interrupt Edge Triggered Logic
- a. 8 Bit Port Vector Address Register

Additional registers and edge triggers in each port include:


- f. 2 Bit Mode Control Register
- e. 2 Bit Mask Control Register
- d. 8 Bit Mask Register
- c. 8 Bit I/O Select Register
- b. 8 Bit Data Input Register
- a. 8 Bit Data Output Register

The Z-80 PIO port logic contains six registers per port, with "handshake" control logic. It includes a bidirectional data/logic control bus and six registers per port, with "handshake" control logic.

PIO Port Logic

PIO Modes of Operation

The desired mode of operation is established by writing a control word to the PIO in the following format.



Mode Selection Table

D7 D6	Mode
0 0	0 - Output
0 1	1 - Input
1 0	2 - Bidirectional
1 1	3 - Control

Mode 0 - In the Output Mode, the output cycle is initiated by an output instruction from the CPU. The CPU WR signal latches data into the PIO Output Register. Termination of WR activates the RDY handshake signal which remains high until the peripheral device signal STB is received. The rising edge of STB generates an interrupt to the CPU and deactivates the RDY signal. A very simple output port timing structure can be effected by tying the RDY output to the STB input. The common signal can be used to latch data to the output device and initiate an interrupt as well.

Mode 1 - In the Input Mode, the input cycle is started by an STB from the interrupting device. The transition of this signal to a low loads data from the peripheral into the Data Input Register. The rising edge of the strobe initiates the interrupt, and disables the RDY signal indicating the Input Data Register is full. During the interrupt subroutine the CPU read signal will cause the RDY to go high, indicating the Data Input Register is ready to accept new data.

Mode 2 - Mode 2 is a bi-directional mode which uses all four handshake signals. Only Port A can be used for the bi-directional mode. Port A handshake signals are for output control, and Port B handshake signals are for input control. Due to the bi-directional nature of the mode, data from the Port A Output Data Register is allowed on the port data bus only when STB is active.

Mode 3 - Operation in this mode is intended for status and control applications and does not use the handshake signals. When port 3 is selected, the next control word defines which of the port data bus lines will be inputs and which will be outputs.

The format is shown:

I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
------	------	------	------	------	------	------	------

Valid only in Mode 3.

FUNDAMENTALS AND APPLICATIONS
Z-80 MICROPROCESSOR

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

PIO-5

Programming The PIO

The Z-80 PIO resets automatically when power is applied. The reset conditions are as follows:

1. Both port Mask Registers are reset.
2. Port Data Bus lines enter the high impedance state and the RDY signals become inactive (low).
3. Vector Address Registers are not reset.
4. Both Interrupt Flip-Flops are reset.
5. Both port Output Registers are reset.

The PIO can also be reset by applying the M1 signal without RD or IORD being present. The PIO will remain reset until it receives a control word from the CPU.

Forming The Interrupt Vector

Normally the PIO operates in Interrupt Mode 2, which requires an address vector to be supplied by the interrupting device. The desired interrupt vector is entered into the PIO by writing a control word to the selected port PIO.

V ₇	V ₆	V ₅	V ₄	V ₃	V ₂	V ₁	0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	---

Identifies contents as
an Interrupt vector

The interrupt vector is automatically loaded into the Vector Address Register.

Interrupt Control Word Format

En	And	High	MSK		0	1	1	1
Int	/or	/Low	Flws					

D7 = 1 Sets Interrupt Enable F.F.

D6, D5, and D4 are used in Mode 3 only. D6 defines the logic operation for masking interrupts. D5 defines the active polarity of the port data bus lines to be monitored, and if D4 = 1, a mask will immediately follow the interrupt control word. It will be formatted as shown:

MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
-----	-----	-----	-----	-----	-----	-----	-----

Only those port lines whose mask bits are Zero will be monitored for generating an interrupt.

6

The timing and handshake control illustrated eliminates the need for a strobe from the output device. RDY is connected directly to the STB input to provide the necessary control.

Output Timing - Port A


Timing

LD A, @F	Out 02,A	Load I/O Select Reg, Port A	Set Output Mode for Port A	LD A, CF	Out 03,A	Set Input Mode for Port B	Load I/O Select Reg, Port B	Form Interrupt Control Word, Port B	Enable Port B Interrupt	Out 03,A	LD A, 87
----------	----------	-----------------------------	----------------------------	----------	----------	---------------------------	-----------------------------	-------------------------------------	-------------------------	----------	----------

Initialization of the PIO can be programmed as follows:

00	00	Output Port A	00	00	Output Port B	01	01	Input Port B	02	10	Input Control Port A
----	----	---------------	----	----	---------------	----	----	--------------	----	----	----------------------


Port selection is made without decode hardware using address bits A₀ and A₁, as follows:



The minimum system I/O shown below is being used to illustrate the techniques used to interface a PIO to the CPU. In this example, Port A is configured as an output port, Port B as an input port. Port B is programmed with interrupt capabilities.

I/O Port Interface and Selection


**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**



$$\overline{WR^*} = RD \cdot \overline{CE} \cdot \overline{C/D} \cdot \overline{IORQ}$$

- a - Data to Port A Output Register.
- b - Ready signal to device. "Data ready for transfer"
- c - Interrupt enabled. (if INT FF set.)

Input Timing - Port B



$$\overline{RD^*} = \overline{RD} \cdot \overline{CE} \cdot \overline{C/D} \cdot \overline{IORQ}$$


- a - Data from device into Data Input Register
- b - Ready signal low. "Input Register Full;"
- c - Interrupt enabled.
- d - Ready signal high. "Input Register Empty."

C₃ = Port B Control
 C₂ = Port A Control
 C₁ = Port B Data
 C₀ = Port A Data

Both ports of the PIO would have to be initialized for operation in the bi-directional mode; Port A as the Data Port and Port B as the Control Port. Assume the following port assignments in the bi-directional mode:

The rising edge of this strobe can be used to latch the data allowed out onto the A Bus only when the A strobe is low. Prescribed for the input and output modes, except that data is timing for the bi-directional mode is almost identical to that used to latch this data.

Initializing the PIO



In this application, the Z-80 PIO is programmed to operate in Mode 2 (bi-directional mode). Data transfer is via the Port A Data Bus. Port A handshake signals are used for input control. A Data Bus. Port B handshake signals are used for output control. Port B must be set for bit control (Mode 3).

I/O Interface - Bi-directional Port

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

The decoder for this assignment could decode as follows:

\overline{CE} = Decode $A_7 - A_2$

C/D = A_1

B/A = A_0

Port A would require the following Control Words:

Mode Select

	7	6	5	4	3	2	1	0	
	1	0	X	X	1	1	1	1	Mode 2

Interrupt Vector Select

	7	6	5	4	3	2	1	0	
	V ₇	V ₆	V ₅	V ₄	V ₃	V ₂	V ₁	V ₀	Designated Vector

Interrupt Control Word

	7	6	5	4	3	2	1	0	
	1	X	X	X	0	1	1	1	Set Interrupt F.F.

Port B would be initialized in the bit control mode with these Control Words:

Mode Select

	7	6	5	4	3	2	1	0	
	1	1	X	X	1	1	1	1	Mode 3

Pin Direction Mask

1	0	0	0	1	0	0	1
7	6	5	4	3	2	1	0

Interrupt Inputs - D7,D3,D0
Device Control Outputs - D6,D5,D4,D2,D1

Interrupt Vector

V7	V6	V5	V4	V3	V2	V1	V0
7	6	5	4	3	2	1	0

Interrupt Inputs - D7,D3,D0

Interrupt Control Word

1	0	1	1	0	1	1
7	6	5	4	3	2	1

Control word set for active high individual interrupts.

Interrupt Mask

0	1	1	1	0	1	1
7	6	5	4	3	2	1


Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

SECTION CKT

Typical Microprocessor Interface Chips

CKT-1



K



CKT-1

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

TYPICAL MICROPROCESSOR INTERFACE AND MEMORY CHIPS



(


(

(

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

SECTION MA

Memory Applications	MA-1
RAM and ROM Interface Circuit	MA-2
Interfacing Dynamic ROMS	MA-3
Interface Timing	MA-6
Slow Memory Interface	MA-7



Memory Applications

Most microprocessors use both Read Write memories (RAM) and Read Only Memories (ROM). Data that is expected to be changed frequently should be stored in RAM. Data that is not likely to be changed, such as programs, look-up tables, monitors and other similar data, would be written into ROM.

Processors with modest memory requirements can use static RAMS for temporary storage. Static RAMS are easily interfaced and do not require memory refresh. Where large memories are needed, dynamic RAMS are more effective. They require less physical space, consume less power, and are often faster than the static RAMS. Interface requirements for these memories will be discussed.

Static RAM and ROM Interface


Interface for these types of memory are straightforward and will be illustrated by example.

Example:

memory system consisting of 1K of static RAM and 4K of EROM will be interfaced with the Z-80 CPU.

Requirements:

- 4 - 2708 1K x 8 bit EROMS
- 8 - 2102 1K x 1 bit static RAMs
- 2 - 8216 Bidirectional 4 Bit Bus Drivers
- 2 - DM8131 6 Bit Address Comparators
- 1 - 7455 Dual 4 to 1 Decoder



Z-80 MICROPROCESSOR
FOUNDAMENTALS AND APPLICATIONS

MA-2

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

Interfacing Dynamic RAMs to the Z-80 System

The primary requirement for interfacing dynamic RAM to microprocessor systems is some means for refreshing the data stored in the RAM at repeated intervals no greater than 2 milliseconds in duration. This requirement makes the interface design more complex for dynamic RAMs than it is for static RAMs.

Dynamic RAM interface with the Z-80 has been simplified considerably by providing for automatic refresh during the instruction OP Code Fetch cycle. During T_3 and T_4 of this cycle a dedicated line, RFSH is activated to initiate the memory refresh operation. At this time a 7 bit Refresh Vector register is automatically incremented during the memory cycle and points to the next row to be refreshed when another Op Code Fetch cycle occurs. Since there are only 64 rows in a 4K RAM and 128 rows in a 16K RAM, refresh of the entire memory will be accomplished in less than 2 msec. This entire process is completely transparent to the user.

Dynamic RAM Addressing

To select unique bit locations within a 4K RAM chip requires 12 address lines. A 16K RAM chip would need 14 address lines. To accommodate this number of lines in a 16 pin package, it is necessary to divide the address lines into two equal groups, Row Addresses and Column Addresses. Each address group is applied to the input lines in sequence, Row Address first followed by the Column Address; this is accomplished with a switching Address Multiplexer. The address information is then latched into the RAM by applying two clock strobes in succession. The Row Address Strobe (RAS) latches the Row Address information and the Column Address Strobe (CAS) latches the Column Address information. When RAS activates one of the 64 rows in a 4K RAM, all of the bit locations in the selected row are gated to sense amplifiers where the logic level of each cell is determined, latched and written back into the cell from which it was taken. CAS then activates the column decoders which select one of 64 sense amplifiers from each RAM chip and gates it to an output buffer. During refresh the interface logic will enable ROW Address lines only. The RFSH line when it becomes active, enables the ROW ADDRESS of the row to be refreshed.


C

4

access time TRAC will exceed the worst case value $TRAC_{max}$. If the activation of CAS occurs beyond $TRCD_{max}$ then the total access time $TRAC_{max}$ will exceed the access time. This should be as small as possible since it also affects the access time.

RAS to RAS; this should be as small as possible since it also be possible. One additional consideration is the delay from $TRCD_{min}$ to obtain the minimum access time. This may not always be possible within the window provided by $TRCD_{max}$. It should be activated within the window provided by $TRCD_{max}$.

However, it should not occur before $TRCD_{min}$ because this is the minimum time within which row address hold time and address multiplexer change can occur. This simply means that CAS should not occur before $TRCD_{min}$ because this is the maximum time within which row address hold time and address multiplexer change can occur. This simply means that CAS should be activated within the window provided by $TRCD_{max}$.




Most dynamic RAMS have access times which range from 150 ns. to 300 ns. Access time (TRAC) begins at the leading edge of the RAS strobe and ends when data from the memory location becomes available on the data bus. CAS is the critical parameter which determines this cycle. The time interval between RAS and CAS is identified as the RAS to CAS delay time ($TRCD$). This delay is related to the worst case access time ($TRAC_{max}$) as illustrated below.

Access Time

Dynamic Memory Control Signals


A control circuit is required to develop the three control strobes just discussed. The circuit must produce RAS synchronously with the system clock, followed almost immediately by CAS. Since tRCD is on the order of 100 ns. or less, CAS cannot be derived directly from the clock. (At 4 mHz the clock pulse width is 125 ns.). Although one-shots might be used to produce CAS, to obtain precise delays of less than 100 ns. might be difficult. One simple approach to the problem would be to develop a stable clock signal at a frequency of 8 mHz or greater. The system clock (ϕ) and the delayed strobe CAS could then be derived directly from the high frequency clock. The circuit shown employs this method.



6

9

The interface timing diagram illustrates that $t_{RCD\max}$ has been exceeded in this case. The access time measured from the leading edge of CAS, (t_{CAC}) is approximately 300 ns. By increasing the total access time (t_{RCA}) roughly 185 ns. This makes iting edge of CAS, (t_{CAC}) is approximately 185 ns. This makes high speed clock to 16 MHz, t_{RCD} could be decreased by approx-imately 50 ns.




Interface Timing


FUNDAMENTALS AND APPLICATIONS
Z-80 MICROPROCESSOR

MA-6

Slow Memory Interface

Memory devices with long access times - slow static RAMS and EROMs such as the 2708 cannot respond to the CPU operating at 4 mHz without introducing Wait states. This problem must be considered in the overall design of the memory interface. The simple circuit shown will provide one wait state (TW) during an Op Code Fetch cycle.





MA-8

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS


SECTION INT

Interrupts

INT-1

Interrupt Interface

INT-3



INTERRUPTS

Interrupts are needed to permit peripheral devices to temporarily suspend CPU operation in an ordered and systematic manner. During this interval, the CPU executes a peripheral service routine which may include the transfer of data or status information and the initiation of prescribed control operations.

Z-80 Interrupt Structure

The Z-80 has two interrupt inputs; one provides a software maskable interrupt, and the other a non-maskable interrupt (NMI). The maskable interrupt (INT) can be selectively enabled or disabled by the programmer, the non-maskable interrupt (NMI) cannot.

There are two enable flip-flops in the Z-80 CPU. The first one called IFF₁ actually enables (or disables) the incoming interrupt. The second flip-flop, IFF₂ is used as temporary storage for IFF₁. Temporary storage of IFF is required during a non-maskable interrupt.

Interrupt Flip-Flop Operation			
Action	IFF ₁	IFF ₂	Flag Op.
CPU Reset	0	0	----
D1	0	0	----
E1	1	1	----
LD A, I	.	.	IFF ₂ → P Flag
LD A, R	.	.	" "
NMI Accepted	0	.	" "
RETN	IFF ₂	.	IFF ₂ → IFF ₁


Z-80 Interrupt Modes**Non-Maskable Interrupt**

The NMI will be accepted at all times by the CPU. When the NMI occurs, the CPU does a restart to memory location 0066H. This is an automatic call to a memory location in Page 0.

Maskable Interrupts

There are three modes of maskable interrupt:

Mode 0 - In this mode, the interrupting device can place any instruction on the Data Bus and the CPU will execute it. Normally, this mode is initiated either by a restart instruction RST p, which is a one byte call to one of 8 specified locations in page 0, or with a 3 byte call instruction.



Mode 2 - This mode is the most powerful of the interrupt modes. It is called the vectored interrupt Mode, because it provides an indirect call to any location in memory space, yet requires only a single 8 bit byte from the peripheral device. In order to use this mode, the programmer must map in memory a table of 16 bit starting addresses vectors; one for each interrupt service routine required. (Each starting address will occupy two adjacent locations in memory). This starting address may be located anywhere in memory. When an interrupt is accepted a 16 bit pointer will be formed, consisting of the upper 8 bits previously loaded to the interrupt register I and the lower 8 bits provided by memory. When an interrupt is accepted a 16 bit pointer will be formed, consisting of the upper 8 bits previously loaded to the interrupt register I and the lower 8 bits provided by memory. bit of the pointer must always be zero because each starting address requires two memory locations.

Mode 1 - In this mode, the CPU responds to an interrupt by executing a restart to memory location 0038H.

The lower address is put on the data bus in response to an interrupt acknowledge by the CPU.

INTERRUPT INTERFACE

There are three basic requirements for an interrupting I/O port:


- A. The port must be able to initiate an interrupt.
- B. The CPU must be able to identify the port which initiated the interrupt in order to provide the necessary interrupt service.
- C. The port must be able to latch the data received if it is an output port, or place data on the data bus thru tri-state drivers if it is an input port.

The interrupt is automatically timed by the CPU. Data input and output, however, must be timed by the interface using the IORQ, MI, Rd and WR signals appropriately.

Mode 0 Interrupt

This interrupt mode is known as the 8080 mode. It requires either a RST p instruction or a 3 byte call instruction from the peripheral to initiate the interrupt service routine. The circuit illustrated below uses 8212 I/O ports for port latches and drivers and an 8205 8-to-1 decoder as an I/O device selector. In this circuit the input ports have interrupt capabilities, the output ports do not. The circuitry could have been simplified considerably by using the Z-80 PIOs.


INT-4
Z-80 MICROPROCESSOR
FOUNDAMENTALS AND APPLICATIONS



Mode-0 I/O Circuit


Mode 1 Interrupt

This interrupt mode causes the CPU to vector automatically to memory location 0038H, therefore no interrupt instruction is required from the interrupting port. The service routine, however, would have to poll the peripheral devices to determine which device required service.

**Mode 2 Interrupt**

This interrupt mode can be implemented with minimal hardware using the Z-80 PIO. This is illustrated on the following page.

9



8 Port I/O Interface for Mode 2 Interrupt


INT-6

FUNDAMENTALS AND APPLICATIONS
Z-80 MICROPROCESSOR

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

SECTION DMA

The Direct Memory Access Controller	DMA-1
Z-80 DMA Pin-Out	DMA-4
DMA Command Bytes	DMA-5
DMA Programming	DMA-8




DIRECT MEMORY ACCESS CONTROLLER

The principle function of the Direct Memory Access Controller is to provide direct data transfers to and from the CPU working memory and the I/O device being controlled. It becomes more versatile if it can also provide direct transfers from one I/O device to another, and from one memory block to another. The Z-80 DMA has this capability.

The Z-80 DMA

The Z-80 DMA circuit is a programmable two port single channel device which provides all address, timing, and control signals required to transfer blocks of data between two ports within a Z-80 CPU system. The either or both of the two ports may be identified as Main Memory or any system peripheral.



Courtesy Zilog Corp.

Internal Structure

Address Byte Counter and Pulse Circuits: Generate the proper port addresses for read and write operations with provisions for incrementing or decrementing addresses. A zero flag is set in status register when byte counter content is zero. The pulse circuitry generates a pulse each time the byte counter lower 8 bits equal the contents of the pulse register.

Timing Circuits: Permit user to specify read/write timing for both channels of ports.

Match Circuits: Hold match byte and mask byte which allow for a comparison with certain selected bits within a data byte.

TNT and BUSRG Circuits: Include a control register which specifies conditions under which DMA can generate an interrupt; priority encoding logic which selects an INT or BUSRG output; also an interrupt vector for vectored interrupts.

Status Register: Maintains current state of DMA.

Register Description

Control Registers: This register holds the DMA control information that determines mode and class of operation, and when to initiate a pulse or interrupt.

Timing Registers: Hold Read/Write timing parameters for the two I/O ports.

ACKNOWLEDGE Sequence:

Interrupt Vector Register: Holds the 8 bit vector placed on the data bus by the DMA after receiving TORG during an interrupt.

Block Length Register: Contains the total block length of data to be transferred or searched.

Byte Counter: Counts the number of bytes transferred (or searched). On a load or continue, the byte counter is reset to zero. Each byte transfer increments the register until it matches the count status flag is set, and the operation suspended if programmed to do so. Also, if programmed the DMA will generate an interrupt.

Compare Register: Holds the byte for which match is being sought in a search operation.

Mask Register: Holds the 8 bit mask to determine which bits in the compare register are to be matched.

Starting Address Registers (Ports A and B): Hold the starting addresses for the ports involved in a Transfer Operation. (These are 16 bit addresses.) In a Search Operation, only one port address is required.

Address Counters (Ports A and B): These Counters are loaded with the contents of the corresponding Starting Address Register whenever Search or Transfer Operations begin. These counters are programmed to increment, decrement, or remain fixed.

Pulse Control Register: Holds program supplied length of block for which the DMA will provide a pulse on INT output. (This pulse will not generate an interrupt since both BUSRQ and BUSAK will be active.)

Status Register: Contains the Status bits Match, End of Block, Ready Active, Interrupt Pending, and Write Address Valid. Status bits are valid when set.

DMA Memory and Peripheral Timing

The DMA timing is identical to the standard Z-80 timing for Memory Read and Write and I/O Read and Write, except when in the Variable Timing Mode.

Variable Timing Mode

The DMA can be programmed to increase the timing cycle from 3 time states to four or more, if wait states are introduced.

Modes of Operation

The DMA may be programmed for one of four modes of operation:

Byte at a time: Control is returned to the CPU after each one-byte cycle.


Burst: Operation continues as long as DMA RDY input is active. Control returns to the CPU when RDY is inactive or at end of block, or if match occurs, depending on the programming..

Continuous: The entire Search and/or Transfer of a block is completed before control is returned to the CPU.

Transparent: DMA operation occurs during normal refresh time without visible loss of CPU time.

DMA Control Pin Description

Only those controls that are unique to the DMA are described in this section.



Z-80 DMA Pin-Out

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

DMA-4

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

DMA-5

either in the "enable" or "disable" states. Programming automatically places the DMA in a "disable" until an enable command has been issued. The CPU programs the DMA by addressing it as an I/O port and sending a sequence of 8 bit commands via the system Data Bus, using output instructions. DMA transactions are initiated after the device has been programmed. When the DMA is powered up or reset by any means, it will be automatically placed in a "disable" state.

DMA Command Bytes

The command bytes contain information to be loaded into the DMA registers. The command structure is designed so that certain designated bits in some commands can be set to alert the DMA to expect the next byte to be written to a particular register.

There are six command bytes. Two of these are defined as Group 1 and contain the basic DMA set-up information. The other four are designated as Group 2 and specify additional detailed set-up information.

Command Byte 1A

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	BLOCK LENGTH (UPPER) FOLLOWS	BLOCK LENGTH (LOWER) FOLLOWS	PORT A STARTING ADDRESS FOLLOWS	PORT A STARTING ADDRESS (LOWER) FOLLOWS	SOURCE PORT	CLASS CONTROL C ₁	CLASS CONTROL C ₀

Specifies Group 1

Byte 1A
cannot be 00

C₁ C₀ Function

0 0 Not allowed. (Command Byte 1B)

0 1 Transfer Only.

1 0 Search Only.

1 1 Search and Transfer.

D₂ = 1 Port A is read from, Port B is written to (unless the Search Only Mode has been selected, in which case Port B is never addressed).

D₂ = 0 Port B is read from, Port A is written to (unless the Search Only Mode has been selected, in which case Port A is never addressed).

Command Byte 1B

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	TIMING BYTE FOLLOWS	ADDRESS FIXED	ADDRESS INCREMENTS DECREMENTS	I/O OR MEMORY	PORT A OR B	0	0

Specifies Group 1

Specifies Byte 1B

D₄ = 1 Address for this port increments after each byte.

D₄ = 0 Address for this port decrements after each byte.

D₃ = 1 This port addresses an I/O peripheral.

D₃ = 0 This port addresses main memory.

D₂ = 1 This word programs Port A.

D₂ = 0 This word programs Port B.

Command Byte 2A

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	ENABLE CHIP	ENABLE INTERRUPT	MATCH BYTE FOLLOWS	MASK BYTE FOLLOWS	STOP ON COMPARE	0	0

Specifies Group 2

Specifies Byte 2A

Courtesy Zilog Corp.

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

Command Byte 2B Summary

Command Byte 2B							
Specifies Group 2							
0	NOT USE	ADDRESS	DATA	HIGH/LDM	NOT USE	01	00
0	0	Mode	Mode	Mode	Mode	0	0
0	1	Continuous	Burst	Transparence	1	1	1
1	0	Enable	Disable	Resetable Interrupt	1	0	0
1	1	Permits	Interrupts	Imbitable Interrupt	0	1	1
0	0	Resets	Counting	Counting from present location.	1	0	0
0	1	Address	Port	Address for both Ports.	1	1	1
1	0	Zero	Byte	Zeroes by byte counter and loads Starts timing	0	0	0

Command Byte 2C Summary

Command Byte 2C							
Specifies Group 2							
0	NOT USE	ADDRESS	DATA	HIGH/LDM	NOT USE	01	00
0	0	Mode	Mode	Mode	Mode	0	0
0	1	Continuous	Burst	Transparence	1	1	1
1	0	Enable	Disable	Resetable Interrupt	1	0	0
1	1	Permits	Interrupts	Imbitable Interrupt	0	1	1
0	0	Resets	Counting	Counting from present location.	1	0	0
0	1	Address	Port	Address for both Ports.	1	1	1
1	0	Zero	Byte	Zeroes by byte counter and loads Starts timing	0	0	0

Command Byte 2D Summary

Command Byte 2D							
Specifies Group 2							
0	NOT USE	ADDRESS	DATA	HIGH/LDM	NOT USE	01	00
0	0	No effect.	of block is reached.	D5 = 1	Automatically repeats entire operation when end	1	0
0	1	CE and WAIT	multiplexed on same pin.	D4 = 1	RD Status:	CE only.	0
1	0	RD	RD Status:	D4 = 0	Force Ready:	RD only.	1
1	1	Ready active low.	RD Status:	D3 = 0	Ready active high.	RD active low.	0
0	0	Reset RD:	Reset RD:	D5 = 0	No effect.	Reset RD by response mask.	1
0	1	Next read will be from status register.	Next read will be from status register.	0	Reset RD:	Next read will be from status register.	1
1	0	Less of the state of external RDY pin.	Less of the state of external RDY pin.	1	Reset RD:	Ready will be considered active regard-	0
1	1	Used for Mem-Mem operations where no RDY signal is needed.	Used for Mem-Mem operations where no RDY signal is needed.	0	Reset RD:	Ready will be considered active regard-	1
0	0	Ready will be considered active regard.	Ready will be considered active regard.	1	Reset RD:	Ready will be considered active regard.	0
0	1	Next read will be from memory.	Next read will be from memory.	0	Reset RD:	Next read will be from memory.	1
1	0	as readable by response mask.	as readable by response mask.	1	Reset RD:	Next read will be from memory.	0
1	1	RD Status:	RD Status:	0	Reset RD:	RD Status:	1
0	0	CE and WAIT multiplexed on same pin.	CE and WAIT multiplexed on same pin.	1	RD Status:	CE only.	0
0	1	RD active high.	RD active high.	0	RD Status:	CE and WAIT multiplexed on same pin.	1
1	0	Ready active low.	Ready active low.	1	RD Status:	RD active high.	0
1	1	RD active high.	RD active high.	0	RD Status:	RD active high.	1
0	0	Enable DMA:	Enable DMA:	1	Reset RD:	RD active high.	0
0	1	Disables DMA:	Disables DMA:	0	Reset RD:	RD active high.	1
1	0	Reset DMA:	Reset DMA:	1	Reset RD:	RD active high.	0
1	1	Enables DMA:	Enables DMA:	0	Reset RD:	RD active high.	1

Command Byte 2D							
Specifies Group 2							
0	NOT USE	ADDRESS	DATA	HIGH/LDM	NOT USE	01	00
0	0	Reset DMA:	Reset DMA:	0	Reset RD:	RD active high.	0
0	1	Enables DMA:	Enables DMA:	1	Reset RD:	RD active high.	1
1	0	Disables DMA:	Disables DMA:	0	Reset RD:	RD active high.	0
1	1	Reset DMA:	Reset DMA:	1	Reset RD:	RD active high.	1
0	0	Reset RETI:	Reset RETI:	0	Reset RD:	RD active high.	0
0	1	Enables RETI:	Enables RETI:	1	Reset RD:	RD active high.	1
1	0	Disables RETI:	Disables RETI:	0	Reset RD:	RD active high.	0
1	1	Reset Status:	Reset Status:	1	Reset RD:	RD active high.	1
0	0	Force Ready:	Force Ready:	0	Reset RD:	RD active high.	0
0	1	Ready active low.	Ready active low.	1	Reset RD:	RD active high.	1
1	0	Ready active high.	Ready active high.	0	Reset RD:	RD active high.	0
1	1	Reset DMA:	Reset DMA:	0	Reset RD:	RD active high.	1
0	0	Reset RD:	Reset RD:	1	Reset RD:	RD active high.	0
0	1	Reset Port A Timing:	Reset Port A Timing:	1	Reset RD:	RD active high.	1
1	0	Reset Port B Timing:	Reset Port B Timing:	0	Reset RD:	RD active high.	0
1	1	Reset DMA:	Reset DMA:	0	Reset RD:	RD active high.	1
0	0	Reset DMA:	Reset DMA:	1	Reset RD:	RD active high.	0
0	1	Reset DMA:	Reset DMA:	0	Reset RD:	RD active high.	1
1	0	Reset DMA:	Reset DMA:	1	Reset RD:	RD active high.	0
1	1	Reset DMA:	Reset DMA:	0	Reset RD:	RD active high.	1

Courtesy Zilog Corp.

**Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

Read Byte

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
NOT USED	PORT B UPPER ADDR	PORT B LOWER ADDR	PORT A UPPER ADDR	PORT A LOWER ADDR	BYTE UPPER COUNT	BYTE LOWER COUNT	STATUS

A "1" in any bit position enables that register to be read.

Interrupt Control Byte

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
NO EFFECT	INTERRUPT BEFORE REQUESTING BUS	STATUS AFFECTS INTERRUPT VECTOR	INTERRUPT VECTOR FOLLOWS	PULSE COUNT FOLLOWS	PULSE GENERATED	INTERRUPT ON MATCH FOUND	INTERRUPT AT END OF BLOCK

A "1" in a bit position selects the option.

Timing Control Byte

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
WR END	RD END	NOT USED	NOT USED	MREQ END	IORD END	T ₁	T ₀

T ₁	T ₀	Cycle Length
0	0	4
0	1	3
1	0	2
1	1	1

A "0" in D₂, D₃, D₆, or D₇ will cause the corresponding control signal to end $\frac{1}{2}$ clock time before the end of the cycle. Note: the total operation (Read and Write in Transfer or Read in Search) must be at least 2 cycles long.

Mask Byte

A zero in a given bit position will cause a compare to be performed between that bit position in the compare word register and the same bit position in the data being read.

Match Byte

Up to an 8-bit word to be compared to D₀ – D₇ during a read. See MASK BYTE.

Status Byte (Status Bits Active—Low)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
NOT USED	NOT USED	END OF BLK	MATCH	INT PENDING	NOT USED	READY ACTIVE	WRITE ADDRESS START

Pulse Count

This 8-bit word is loaded into a register. At the completion of each operation, the register is compared with the lower 8-bits of the byte counter. When it compares, the INT line is pulsed (but no interrupt is generated).

Interrupt Vector

This 8-bit byte is supplied to the CPU during Interrupt acknowledge if the DMA is the highest priority interrupting device.

If bit 5 of the Interrupt Control Byte (see p. 7) has been set and the DMA has been programmed to interrupt on a given status condition then D₁ and D₂ of the vector will be modified as follows:

Vector Bits	D ₂	D ₁	
0	0	0	INT on RDY
0	1		Match
1	0		End of Blk
1	1		Match, End of Blk

Courtesy Zilog Corp.

M
7

FUNDAMENTALS AND APPLICATIONS
Z-80 MICROPROCESSOR

The following example will illustrate how a DMA may be programmed to transfer a block of data from a peripheral device with a fixed address (Port A) to memory (Port B).

DMA Programming

Port A Peripheral Address Port B Data Flow Block Length Memory Starting at 1050H

0040 LD B, CH; Load block length of command byte table
0042 LD HL, 0050H; Load starting address DMA byte table
0045 LD C, F1H; Load DMA Port Number
0047 OUTR;; Load Command Byte Table to DMA

DMA Command Byte Table

Line	Code	Hex
51	0 0 0 0 0 1 0 1	05
52	0 0 0 0 0 0 0 0	00
53	0 0 0 0 1 0 0 0	10
54	0 0 1 0 1 0 0 0	2C
55	0 0 0 0 1 0 0 0	10

Group No	Fixed Address X	I/O Port A	Port B	Byte 1b	Byte 1b	Timing Changes Incr.
51	0 0 0 0 1 0 0 0	10				
52	0 0 1 0 1 0 0 0	2C				
53	0 0 0 0 1 0 0 0	10				
54	0 0 1 0 1 0 0 0	2C				
55	0 0 0 0 1 0 0 0	10				


DMA Initialization Routine

Group	Block Length	Port A	A → B	Transfer Mode	Hi Addr To	Upper Lower	Address	Name	Follows
50	0 1 1 0 1 0 1	6D							
51	0 0 0 0 0 1 0 1	05							
52	0 0 0 0 0 0 0 0	00							
53	0 0 0 0 1 0 0 0	10							
54	0 0 1 0 1 0 0 0	2C							
55	0 0 0 0 1 0 0 0	10							

DMA-9

Z-80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS

56	1	1	0	0	1	1	0	1	CD
	Grp 2	Burst Ctr	Mode Byte	No Int Addr	Port B follows		Byte 2b		
57	0	1	0	1	0	0	0	0	50
	Port	B	Address	Lower	8 Bits				
58	0	0	0	1	0	0	0	0	10
	Port	B	Address	Upper	8 Bits				
59	1	0	0	0	1	0	1	0	8A
	Grp 2	X RST	No Auto	No Wait	RDY High	X	Byte 2c		
5A	1	1	0	0	1	1	1	1	CF
	Grp 2	Load Reset	Starting Block	Addr.	Counter		Byte 2a		
5B	1	0	0	0	0	1	1	1	87
	Grp 2	Enable	DMA				Byte 2D		



**Z 80 MICROPROCESSOR
FUNDAMENTALS AND APPLICATIONS**

SECTION APP

8-Bit Operation	APP-1
16-Bit Operation	APP-2
8-Bit Multiply Worksheet	APP-3
Multiply Program	APP-4
Controller Application	APP-5
20-Bit PN Sequence	APP-6
Random Number Generation	APP-7
Statistical Analysis Program	APP-8

RECORDED

1970 DEC 3
BY 1000 FT. AND
1000 FT. X 1000 FT.

8-Bit Operation

The following exercise in eight bit arithmetics can be used to demonstrate the z-80 capability to handle binary signed and unsigned numbers as well as decimal in both addition and subtraction.

The program is assumed to be in R/W memory where it can easily be altered.

The two operands are on Port 0 and Port 1. Note the subtract assumes the quantity on Port 0 is the subtrahend.

The result (eight bits) is displayed on Port 3, while all the flags are displayed on Port 4.

The program is caused to loop continuously to allow easy changing of the operands to observe different results.

PROGRAM:

1000 DB 00	START:	IN 00H,A ;GET X
1002 47		LD B,A ;SAVE IT
1003 DB 01		IN 01H,A ;GET Y
1005 80 /90.		ADD B /SUB B
1006 00 /27		NOP /DAA
; 1007 D3 03		OUT A,03H ;DISPLAY RESULT
1009 F5		PUSH AF ;GET FLAGS AND PUT THEM
100A C1		POP BC ;OUT ONTO PORT 4
100B 79		LD A,C
100C D3 04		OUT A,04H
100E C3 00 10		JP START ;REPEAT PROCESS

The following exercise can be used to illustrate the Z-80 16-bit operation spaces.

Note that the subtract with/borrow in can be executed by changing the op code on line 101D from 4A to 4B. It is assumed that the data and the program are in R/W memory and therefore easily changed.

DATA SPACE ASSIGNMENT: (PRESENT BEFORE EXECUTING PROGRAM)

1000 XX	ISIP OF X OPERAND	MSP OF Y OPERAND	BOTH PRESENT BEFORE
1001 XX	MSP OF X OPERAND	ISIP OF Y OPERAND	
1002 YY	ISIP OF X OPERAND	MSP OF Y OPERAND	
1003 YY	ISIP OF X OPERAND	MSP OF Y OPERAND	
1004 SS	ISIP OF 16-BIT RESULT	MSP OF 16-BIT RESULT	
1005 SS	MSP OF 16-BIT RESULT	ISIP OF 16-BIT RESULT	
1006 00/01	FORMATTED-CARRY OUT OR BORROW OUT OF RESULT		
1010 37 ADC0:	SCF	C=0	
1011 3F	CCF		
1012 18 01	JR ADCX		
1014 37	ADC1:	SCF	C=1 ENTRY POINT
1015 ED 48 00 10	ADCX:	ID BC,(1000H)	GET X OPERAND
1019 2A 02 10	ID BC,	ID HL,(1002H)	GET Y OPERAND
101C ED 4A	ADC HL,BC		
101E 22 04 10	ID A,00H	ID A,00H	FORMAT THE CARRY
1021 3E 00	RRA		
1023 17	LD (1004H),HL	LD (1006H),A	STORE RESULT
1024 32 06 10	HALT		
1027 76			

2
 Furthermore, if a monitor program exists that permits easy scanning of memory data space, then instead of a halt, one may jump to that location to effect a memory read at the end of the program.

If a subtraction is to be performed to see yyyy - xxxx - c, then after line 101C as follows:

101C ED 42	SBC HL,BC		
101E 22 04 10	ID A,00H	ID (1004H),HL	STORE RESULT
1021 3E 00	RRA		
1023 17	LD (1006H),A	LD A,00H	FORMAT THE CARRY
1024 32 06 10	HALT		

PROGRAM:

1000 XX	ISIP OF X OPERAND	MSP OF Y OPERAND	BOTH PRESENT BEFORE
1001 XX	MSP OF X OPERAND	ISIP OF Y OPERAND	
1002 YY	ISIP OF X OPERAND	MSP OF Y OPERAND	
1003 YY	ISIP OF Y OPERAND	MSP OF X OPERAND	
1004 SS	ISIP OF 16-BIT RESULT	MSP OF 16-BIT RESULT	
1005 SS	MSP OF 16-BIT RESULT	ISIP OF 16-BIT RESULT	
1006 00/01	FORMATTED-CARRY OUT OR BORROW OUT OF RESULT		

DATA SPACE ASSIGNMENT: (PRESENT BEFORE EXECUTING PROGRAM)

It is assumed that the data and the program are in R/W memory and therefore easily changed.

Note that the subtract with/borrow in can be executed by changing the op code on line 101D from 4A to 4B.

The following exercise can be used to illustrate the Z-80 16-bit operation spaces.

Note that the subtract with/borrow in can be executed by changing the op code on line 101D from 4A to 4B.

DATA SPACE ASSIGNMENT: (PRESENT BEFORE EXECUTING PROGRAM)

1000 XX	ISIP OF X OPERAND	MSP OF Y OPERAND	BOTH PRESENT BEFORE
1001 XX	MSP OF X OPERAND	ISIP OF Y OPERAND	
1002 YY	ISIP OF X OPERAND	MSP OF Y OPERAND	
1003 YY	ISIP OF Y OPERAND	MSP OF X OPERAND	
1004 SS	ISIP OF 16-BIT RESULT	MSP OF 16-BIT RESULT	
1005 SS	MSP OF 16-BIT RESULT	ISIP OF 16-BIT RESULT	
1006 00/01	FORMATTED-CARRY OUT OR BORROW OUT OF RESULT		

Z-80 MICROPROCESSOR
FUNDAMENTALS & APPLICATIONS

Controller Application

Z-80 Sequential Controller using the stack pointer to retrieve the time-code and display state from a look-up table.

PROGRAM:

10 00 31 00 11	START:	LD SP, TABLE
10 03 C1	NEXT:	POP BC
10 04 78		LD A,B
10 05 A0		AND B
10 06 28 F8		JR Z,F8H
10 08 79		LD A,C
10 09 D3 03		OUT 3,A
10 0B 11 FF FF	CONT:	LD DE,FFFFH
10 0E 21 FF FF		LD HL,FFFFH
10 11 19	LOOP:	ADD HL,DE
10 12 38 FD		JR C,FDH
10 14 10 F4		DJNZ ,F4H
10 16 18 EB		JR ,EBH

TABLE:

11 00 01	TABLE:	S1	00 00	0000 0000
11 01 01		T1		0000 0001
11 02 0F		S2		0000 0010
11 03 02		T2		0000 0011
11 04 0A		S3		0000 0100
11 05 F0		T3		0000 0101
11 06 00		00		0000 0110
11 07 00		00		0000 0111
				; "END"

EIGHT-BIT MULTIPLY UNSIGNED NUMBERS

Z-80 MICROPROCESSOR FUNDAMENTALS AND APPLICATIONS

APP-4

Exercise: Multiply two eight-bit unsigned numbers. Assume the multiplier is on PORT 01 and that the multiplicand is on PORT 02. The sixteen-bit result is to be displayed on PORTS 04, 03. Let the program loop continuously to allow easy change of the operands.

1000 00 START: NOP ;Place for "Cf" -software interrupt.

1001 DB02 IN A,02H ;get operands.

1003 6F LD L,A ;set count.

1004 DB01 IN A,01H ;test m1er bit.

1006 67 LD H,A ;clear product space.

1007 0608 MUL: LD B,08H

1009 AF XOR A

100A 110000 LD DE,0000H ;clear shift space.

100D CB0C LOOP: RRC H

1011 7A ADD: LD NC,SHFT

1012 85 ADD: LD D,A

1013 57 LD D,A

1014 CBLA SHIFT: RR D

1016 CBLB RR E

1019 10F2 NOP ;Place for "Cf" -software interrupt.

101B 7B -----DISPLAY: LD A,E ;output results.

101C D303 OUT 03H,A

101E 7A LD A,D

101F D304 OUT 04H,A

1021 18DD JR START

The software interrupts can be demonstrated by the instructor using the Monitor Program to observe the contents of the DE register part at each partial product stage.

PROGRAM:

```

1000 00 START: NOP ;Place for "Cf" -software interrupt.

1001 DB02 IN A,02H ;get operands.

1003 6F LD L,A ;set count.

1004 DB01 IN A,01H ;test m1er bit.

1006 67 LD H,A ;clear product space.

1007 0608 MUL: LD B,08H

1009 AF XOR A

100A 110000 LD DE,0000H ;clear shift space.

100D CB0C LOOP: RRC H

1011 7A ADD: LD NC,SHFT

1012 85 ADD: LD D,A

1013 57 LD D,A

1014 CBLA SHIFT: RR D

1016 CBLB RR E

1019 10F2 NOP ;Place for "Cf" -software interrupt.

101B 7B -----DISPLAY: LD A,E ;output results.

101C D303 OUT 03H,A

101E 7A LD A,D

101F D304 OUT 04H,A

```

Memory Map and Instructions

TALLY COUNTER PROGRAM

```

1000 010008      START: LD BC,0800H ;Preset BIT CTR B, Tally C
1003 DB00          IN A,00H ;Get data from RAM
1005 17            TEST: RLA             ;Tally number of 1's
1006 3001          JR NC,ZERO        ;If zero, loop back to start
1008 OC            ONE: INC C           ;Increment tally counter
1009 10FA          ZERO: DJNZ TEST      ;Loop until zero
100B 79            LD A,C           ;Compare to threshold.
100C FE04          CP 04H
100E 3E02          LD A,02H           ;Equal condition.
1010 2806          JR Z,DSPLY     ;#1's = #0's
1012 3E04          LD A,04H           ;Less than condition.
1014 3802          JR C,DSPLY     ;#1's < #0's
1016 3E01          LD A,01H           ;Greater than condition.
1018 D303          DSPLY: OUT 03H,A
101A 18E4          JR START         ;Loop continuously.

```

CONT'D

N
9

The two delays should be NOPed to notice the effect. Are both delays needed? Does the delays slow the human reaction time?

PROGRAMS to demonstrate debouncing for eachoggle of the switch B0 of PORT00. This program should be run first as written, to observe one action exercise to demonstrate the need for a debounce delay of a switch.

1000 D03FE	START: ID BC,FIFO3H	;BC=Counter, FIFO=Port pointer.
1003 04	ACTION: INC B	
1004 ED41	OUT (C),B	
1006 DB00	TEST0: IN A,00H	
1008 1F	RRA	
1009 38FB	C,TEST0	;Wait for IO.
100B CD5000	CALL 50ms	
100E DB00	TEST1: IN A,00H	
1010 1F	RRA	
1011 30FB	JR NC,TEST1	;Wait for HI.
1013 CD5000	CALL 50ms	
1016 18EB	JR ACTION	

Debounce Demonstration

1000 C9	CALL 50ms	RET
100C D9	EXX	
100B 7D	EXIT: ID A,L	;Return number in A.
100A 23	INC HL	
1007 EA0B10	JP PE,EXIT	;No relative test!
1006 A1	AND C	
1004 3E09	ID A,09H	
1002 C811	RT C	
1001 29	ADD HL,HL	
1000 D9	RANDX: EXX	;Select alternate register set.

Therefore can be computed completely within the Z-80 CPU. which is programmed with the alternate set of registers and the following is a twenty-bit pseudo random number sequence, therefore can be computed completely within the Z-80 CPU.

20 Bit PN Sequence

